Cyclic0007/wolfssl
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
4084255fd5dba8778f8a235a2278f577193975ff
wolfssl/wolfcrypt/src/sha256.c
David Garske 7f30397252 Remove execute bit on all code files.
2017-10-23 11:16:40 -07:00

2381 lines
85 KiB
C
Raw Blame History

/* sha256.c
*
* Copyright (C) 2006-2017 wolfSSL Inc.
*
* This file is part of wolfSSL.
*
* wolfSSL is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
*
* wolfSSL is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1335, USA
*/
/* code submitted by raphael.huck@efixo.com */
#ifdef HAVE_CONFIG_H
#include <config.h>
#endif
#include <wolfssl/wolfcrypt/settings.h>
#if !defined(NO_SHA256)
#include <wolfssl/wolfcrypt/sha256.h>
#include <wolfssl/wolfcrypt/error-crypt.h>
#include <wolfssl/wolfcrypt/cpuid.h>
/* fips wrapper calls, user can call direct */
#ifdef HAVE_FIPS
int wc_InitSha256(wc_Sha256* sha)
{
if (sha == NULL) {
return BAD_FUNC_ARG;
}
return InitSha256_fips(sha);
}
int wc_InitSha256_ex(wc_Sha256* sha, void* heap, int devId)
{
(void)heap;
(void)devId;
if (sha == NULL) {
return BAD_FUNC_ARG;
}
return InitSha256_fips(sha);
}
int wc_Sha256Update(wc_Sha256* sha, const byte* data, word32 len)
{
if (sha == NULL || (data == NULL && len > 0)) {
return BAD_FUNC_ARG;
}
return Sha256Update_fips(sha, data, len);
}
int wc_Sha256Final(wc_Sha256* sha, byte* out)
{
if (sha == NULL || out == NULL) {
return BAD_FUNC_ARG;
}
return Sha256Final_fips(sha, out);
}
void wc_Sha256Free(wc_Sha256* sha)
{
(void)sha;
/* Not supported in FIPS */
}
#else /* else build without fips */
#if defined(WOLFSSL_TI_HASH)
/* #include <wolfcrypt/src/port/ti/ti-hash.c> included by wc_port.c */
#else
#include <wolfssl/wolfcrypt/logging.h>
#ifdef NO_INLINE
#include <wolfssl/wolfcrypt/misc.h>
#else
#define WOLFSSL_MISC_INCLUDED
#include <wolfcrypt/src/misc.c>
#endif
#if defined(USE_INTEL_SPEEDUP)
#define HAVE_INTEL_AVX1
#define HAVE_INTEL_AVX2
#endif /* USE_INTEL_SPEEDUP */
#if defined(HAVE_INTEL_AVX2)
#define HAVE_INTEL_RORX
#endif
static INLINE void AddLength(wc_Sha256* sha256, word32 len);
#if !defined(WOLFSSL_PIC32MZ_HASH) && !defined(STM32_HASH)
static int InitSha256(wc_Sha256* sha256)
{
int ret = 0;
if (sha256 == NULL)
return BAD_FUNC_ARG;
XMEMSET(sha256->digest, 0, sizeof(sha256->digest));
sha256->digest[0] = 0x6A09E667L;
sha256->digest[1] = 0xBB67AE85L;
sha256->digest[2] = 0x3C6EF372L;
sha256->digest[3] = 0xA54FF53AL;
sha256->digest[4] = 0x510E527FL;
sha256->digest[5] = 0x9B05688CL;
sha256->digest[6] = 0x1F83D9ABL;
sha256->digest[7] = 0x5BE0CD19L;
sha256->buffLen = 0;
sha256->loLen = 0;
sha256->hiLen = 0;
return ret;
}
#endif
/* Hardware Acceleration */
#if defined(HAVE_INTEL_AVX1) || defined(HAVE_INTEL_AVX2)
/* in case intel instructions aren't available, plus we need the K[] global */
#define NEED_SOFT_SHA256
/*****
Intel AVX1/AVX2 Macro Control Structure
#define HAVE_INTEL_AVX1
#define HAVE_INTEL_AVX2
#define HAVE_INTEL_RORX
int InitSha256(wc_Sha256* sha256) {
Save/Recover XMM, YMM
...
}
#if defined(HAVE_INTEL_AVX1)|| defined(HAVE_INTEL_AVX2)
Transform(); Function prototype
#else
Transform() { }
int Sha256Final() {
Save/Recover XMM, YMM
...
}
#endif
#if defined(HAVE_INTEL_AVX1)|| defined(HAVE_INTEL_AVX2)
#if defined(HAVE_INTEL_RORX
#define RND with rorx instuction
#else
#define RND
#endif
#endif
#if defined(HAVE_INTEL_AVX1)
#define XMM Instructions/inline asm
int Transform() {
Stitched Message Sched/Round
}
#elif defined(HAVE_INTEL_AVX2)
#define YMM Instructions/inline asm
int Transform() {
More granural Stitched Message Sched/Round
}
#endif
*/
/* Each platform needs to query info type 1 from cpuid to see if aesni is
* supported. Also, let's setup a macro for proper linkage w/o ABI conflicts
*/
/* #if defined(HAVE_INTEL_AVX1/2) at the tail of sha256 */
static int Transform(wc_Sha256* sha256);
#if defined(HAVE_INTEL_AVX1)
static int Transform_AVX1(wc_Sha256 *sha256);
#endif
#if defined(HAVE_INTEL_AVX2)
static int Transform_AVX2(wc_Sha256 *sha256);
static int Transform_AVX1_RORX(wc_Sha256 *sha256);
#endif
static int (*Transform_p)(wc_Sha256* sha256) /* = _Transform */;
static int transform_check = 0;
static word32 intel_flags;
#define XTRANSFORM(S, B) (*Transform_p)((S))
static void Sha256_SetTransform(void)
{
if (transform_check)
return;
intel_flags = cpuid_get_flags();
#if defined(HAVE_INTEL_AVX2)
if (IS_INTEL_AVX2(intel_flags) && IS_INTEL_BMI2(intel_flags)) {
if (1)
Transform_p = Transform_AVX1_RORX;
else
Transform_p = Transform_AVX2;
}
else
#endif
#if defined(HAVE_INTEL_AVX1)
if (1) {
Transform_p = ((IS_INTEL_AVX1(intel_flags)) ? Transform_AVX1 :
Transform);
}
else
#endif
Transform_p = Transform;
transform_check = 1;
}
/* Dummy for saving MM_REGs on behalf of Transform */
#if defined(HAVE_INTEL_AVX2) && !defined(HAVE_INTEL_AVX1)
#define SAVE_XMM_YMM __asm__ volatile("or %%r8d, %%r8d":::\
"%ymm4","%ymm5","%ymm6","%ymm7","%ymm8","%ymm9","%ymm10","%ymm11","%ymm12","%ymm13","%ymm14","%ymm15")
#elif defined(HAVE_INTEL_AVX1)
#define SAVE_XMM_YMM __asm__ volatile("or %%r8d, %%r8d":::\
"xmm0","xmm1","xmm2","xmm3","xmm4","xmm5","xmm6","xmm7","xmm8","xmm9","xmm10",\
"xmm11","xmm12","xmm13","xmm14","xmm15")
#endif
int wc_InitSha256_ex(wc_Sha256* sha256, void* heap, int devId)
{
int ret = 0;
if (sha256 == NULL)
return BAD_FUNC_ARG;
sha256->heap = heap;
ret = InitSha256(sha256);
if (ret != 0)
return ret;
/* choose best Transform function under this runtime environment */
Sha256_SetTransform();
#if defined(WOLFSSL_ASYNC_CRYPT) && defined(WC_ASYNC_ENABLE_SHA256)
ret = wolfAsync_DevCtxInit(&sha256->asyncDev,
WOLFSSL_ASYNC_MARKER_SHA256, sha256->heap, devId);
#else
(void)devId;
#endif /* WOLFSSL_ASYNC_CRYPT */
return ret;
}
#elif defined(FREESCALE_LTC_SHA)
int wc_InitSha256_ex(wc_Sha256* sha256, void* heap, int devId)
{
(void)heap;
(void)devId;
LTC_HASH_Init(LTC_BASE, &sha256->ctx, kLTC_Sha256, NULL, 0);
return 0;
}
#elif defined(FREESCALE_MMCAU_SHA)
#ifdef FREESCALE_MMCAU_CLASSIC_SHA
#include "cau_api.h"
#else
#include "fsl_mmcau.h"
#endif
#define XTRANSFORM(S, B) Transform((S), (B))
int wc_InitSha256_ex(wc_Sha256* sha256, void* heap, int devId)
{
int ret = 0;
(void)heap;
(void)devId;
ret = wolfSSL_CryptHwMutexLock();
if (ret != 0) {
return ret;
}
#ifdef FREESCALE_MMCAU_CLASSIC_SHA
cau_sha256_initialize_output(sha256->digest);
#else
MMCAU_SHA256_InitializeOutput((uint32_t*)sha256->digest);
#endif
wolfSSL_CryptHwMutexUnLock();
sha256->buffLen = 0;
sha256->loLen = 0;
sha256->hiLen = 0;
return ret;
}
static int Transform(wc_Sha256* sha256, byte* buf)
{
int ret = wolfSSL_CryptHwMutexLock();
if (ret == 0) {
#ifdef FREESCALE_MMCAU_CLASSIC_SHA
cau_sha256_hash_n(buf, 1, sha256->digest);
#else
MMCAU_SHA256_HashN(buf, 1, sha256->digest);
#endif
wolfSSL_CryptHwMutexUnLock();
}
return ret;
}
#elif defined(WOLFSSL_PIC32MZ_HASH)
#include <wolfssl/wolfcrypt/port/pic32/pic32mz-crypt.h>
#elif defined(STM32_HASH)
/*
* STM32F2/F4/F7 hardware SHA256 support through the HASH_* API's from the
* Standard Peripheral Library or CubeMX (See note in README).
*/
/* STM32 register size, bytes */
#ifdef WOLFSSL_STM32_CUBEMX
#define SHA256_REG_SIZE SHA256_BLOCK_SIZE
#else
#define SHA256_REG_SIZE 4
/* STM32 struct notes:
* sha256->buffer = first 4 bytes used to hold partial block if needed
* sha256->buffLen = num bytes currently stored in sha256->buffer
* sha256->loLen = num bytes that have been written to STM32 FIFO
*/
#endif
#define SHA256_HW_TIMEOUT 0xFF
int wc_InitSha256_ex(wc_Sha256* sha256, void* heap, int devId)
{
if (sha256 == NULL)
return BAD_FUNC_ARG;
sha256->heap = heap;
XMEMSET(sha256->buffer, 0, sizeof(sha256->buffer));
sha256->buffLen = 0;
sha256->loLen = 0;
sha256->hiLen = 0;
/* initialize HASH peripheral */
#ifdef WOLFSSL_STM32_CUBEMX
HAL_HASH_DeInit(&sha256->hashHandle);
sha256->hashHandle.Init.DataType = HASH_DATATYPE_8B;
if (HAL_HASH_Init(&sha256->hashHandle) != HAL_OK) {
return ASYNC_INIT_E;
}
/* reset the hash control register */
/* required because Cube MX is not clearing algo bits */
HASH->CR &= ~HASH_CR_ALGO;
#else
HASH_DeInit();
/* reset the hash control register */
HASH->CR &= ~ (HASH_CR_ALGO | HASH_CR_DATATYPE | HASH_CR_MODE);
/* configure algo used, algo mode, datatype */
HASH->CR |= (HASH_AlgoSelection_SHA256 | HASH_AlgoMode_HASH
| HASH_DataType_8b);
/* reset HASH processor */
HASH->CR |= HASH_CR_INIT;
#endif
return 0;
}
int wc_Sha256Update(wc_Sha256* sha256, const byte* data, word32 len)
{
int ret = 0;
byte* local;
if (sha256 == NULL || (data == NULL && len > 0)) {
return BAD_FUNC_ARG;
}
/* do block size increments */
local = (byte*)sha256->buffer;
/* check that internal buffLen is valid */
if (sha256->buffLen >= SHA256_REG_SIZE)
return BUFFER_E;
while (len) {
word32 add = min(len, SHA256_REG_SIZE - sha256->buffLen);
XMEMCPY(&local[sha256->buffLen], data, add);
sha256->buffLen += add;
data += add;
len -= add;
if (sha256->buffLen == SHA256_REG_SIZE) {
#ifdef WOLFSSL_STM32_CUBEMX
if (HAL_HASHEx_SHA256_Accumulate(
&sha256->hashHandle, local, SHA256_REG_SIZE) != HAL_OK) {
ret = ASYNC_OP_E;
}
#else
HASH_DataIn(*(uint32_t*)local);
#endif
AddLength(sha256, SHA256_REG_SIZE);
sha256->buffLen = 0;
}
}
return ret;
}
int wc_Sha256Final(wc_Sha256* sha256, byte* hash)
{
int ret = 0;
if (sha256 == NULL || hash == NULL)
return BAD_FUNC_ARG;
#ifdef WOLFSSL_STM32_CUBEMX
if (HAL_HASHEx_SHA256_Start(&sha256->hashHandle,
(byte*)sha256->buffer, sha256->buffLen,
(byte*)sha256->digest, SHA256_HW_TIMEOUT) != HAL_OK) {
ret = ASYNC_OP_E;
}
#else
__IO uint16_t nbvalidbitsdata = 0;
/* finish reading any trailing bytes into FIFO */
if (sha256->buffLen > 0) {
HASH_DataIn(*(uint32_t*)sha256->buffer);
AddLength(sha256, sha256->buffLen);
}
/* calculate number of valid bits in last word of input data */
nbvalidbitsdata = 8 * (sha256->loLen % SHA256_REG_SIZE);
/* configure number of valid bits in last word of the data */
HASH_SetLastWordValidBitsNbr(nbvalidbitsdata);
/* start HASH processor */
HASH_StartDigest();
/* wait until Busy flag == RESET */
while (HASH_GetFlagStatus(HASH_FLAG_BUSY) != RESET) {}
/* read message digest */
sha256->digest[0] = HASH->HR[0];
sha256->digest[1] = HASH->HR[1];
sha256->digest[2] = HASH->HR[2];
sha256->digest[3] = HASH->HR[3];
sha256->digest[4] = HASH->HR[4];
sha256->digest[5] = HASH_DIGEST->HR[5];
sha256->digest[6] = HASH_DIGEST->HR[6];
sha256->digest[7] = HASH_DIGEST->HR[7];
ByteReverseWords(sha256->digest, sha256->digest, SHA256_DIGEST_SIZE);
#endif /* WOLFSSL_STM32_CUBEMX */
XMEMCPY(hash, sha256->digest, SHA256_DIGEST_SIZE);
(void)wc_InitSha256_ex(sha256, sha256->heap, INVALID_DEVID);
return ret;
}
#else
#define NEED_SOFT_SHA256
int wc_InitSha256_ex(wc_Sha256* sha256, void* heap, int devId)
{
int ret = 0;
if (sha256 == NULL)
return BAD_FUNC_ARG;
sha256->heap = heap;
ret = InitSha256(sha256);
if (ret != 0)
return ret;
#if defined(WOLFSSL_ASYNC_CRYPT) && defined(WC_ASYNC_ENABLE_SHA256)
ret = wolfAsync_DevCtxInit(&sha256->asyncDev,
WOLFSSL_ASYNC_MARKER_SHA256, sha256->heap, devId);
#else
(void)devId;
#endif /* WOLFSSL_ASYNC_CRYPT */
return ret;
}
#endif /* End Hardware Acceleration */
#ifndef SAVE_XMM_YMM
#define SAVE_XMM_YMM
#endif
#ifdef NEED_SOFT_SHA256
static const ALIGN32 word32 K[64] = {
0x428A2F98L, 0x71374491L, 0xB5C0FBCFL, 0xE9B5DBA5L, 0x3956C25BL,
0x59F111F1L, 0x923F82A4L, 0xAB1C5ED5L, 0xD807AA98L, 0x12835B01L,
0x243185BEL, 0x550C7DC3L, 0x72BE5D74L, 0x80DEB1FEL, 0x9BDC06A7L,
0xC19BF174L, 0xE49B69C1L, 0xEFBE4786L, 0x0FC19DC6L, 0x240CA1CCL,
0x2DE92C6FL, 0x4A7484AAL, 0x5CB0A9DCL, 0x76F988DAL, 0x983E5152L,
0xA831C66DL, 0xB00327C8L, 0xBF597FC7L, 0xC6E00BF3L, 0xD5A79147L,
0x06CA6351L, 0x14292967L, 0x27B70A85L, 0x2E1B2138L, 0x4D2C6DFCL,
0x53380D13L, 0x650A7354L, 0x766A0ABBL, 0x81C2C92EL, 0x92722C85L,
0xA2BFE8A1L, 0xA81A664BL, 0xC24B8B70L, 0xC76C51A3L, 0xD192E819L,
0xD6990624L, 0xF40E3585L, 0x106AA070L, 0x19A4C116L, 0x1E376C08L,
0x2748774CL, 0x34B0BCB5L, 0x391C0CB3L, 0x4ED8AA4AL, 0x5B9CCA4FL,
0x682E6FF3L, 0x748F82EEL, 0x78A5636FL, 0x84C87814L, 0x8CC70208L,
0x90BEFFFAL, 0xA4506CEBL, 0xBEF9A3F7L, 0xC67178F2L
};
#define Ch(x,y,z) ((z) ^ ((x) & ((y) ^ (z))))
#define Maj(x,y,z) ((((x) | (y)) & (z)) | ((x) & (y)))
#define R(x, n) (((x) & 0xFFFFFFFFU) >> (n))
#define S(x, n) rotrFixed(x, n)
#define Sigma0(x) (S(x, 2) ^ S(x, 13) ^ S(x, 22))
#define Sigma1(x) (S(x, 6) ^ S(x, 11) ^ S(x, 25))
#define Gamma0(x) (S(x, 7) ^ S(x, 18) ^ R(x, 3))
#define Gamma1(x) (S(x, 17) ^ S(x, 19) ^ R(x, 10))
#define RND(a,b,c,d,e,f,g,h,i) \
t0 = (h) + Sigma1((e)) + Ch((e), (f), (g)) + K[(i)] + W[(i)]; \
t1 = Sigma0((a)) + Maj((a), (b), (c)); \
(d) += t0; \
(h) = t0 + t1;
#ifndef XTRANSFORM
#define XTRANSFORM(S, B) Transform((S))
#endif
static int Transform(wc_Sha256* sha256)
{
word32 S[8], t0, t1;
int i;
#ifdef WOLFSSL_SMALL_STACK
word32* W;
W = (word32*)XMALLOC(sizeof(word32) * WC_SHA256_BLOCK_SIZE, NULL,
DYNAMIC_TYPE_TMP_BUFFER);
if (W == NULL)
return MEMORY_E;
#else
word32 W[WC_SHA256_BLOCK_SIZE];
#endif
/* Copy context->state[] to working vars */
for (i = 0; i < 8; i++)
S[i] = sha256->digest[i];
for (i = 0; i < 16; i++)
W[i] = sha256->buffer[i];
for (i = 16; i < WC_SHA256_BLOCK_SIZE; i++)
W[i] = Gamma1(W[i-2]) + W[i-7] + Gamma0(W[i-15]) + W[i-16];
for (i = 0; i < WC_SHA256_BLOCK_SIZE; i += 8) {
RND(S[0],S[1],S[2],S[3],S[4],S[5],S[6],S[7],i+0);
RND(S[7],S[0],S[1],S[2],S[3],S[4],S[5],S[6],i+1);
RND(S[6],S[7],S[0],S[1],S[2],S[3],S[4],S[5],i+2);
RND(S[5],S[6],S[7],S[0],S[1],S[2],S[3],S[4],i+3);
RND(S[4],S[5],S[6],S[7],S[0],S[1],S[2],S[3],i+4);
RND(S[3],S[4],S[5],S[6],S[7],S[0],S[1],S[2],i+5);
RND(S[2],S[3],S[4],S[5],S[6],S[7],S[0],S[1],i+6);
RND(S[1],S[2],S[3],S[4],S[5],S[6],S[7],S[0],i+7);
}
/* Add the working vars back into digest state[] */
for (i = 0; i < 8; i++) {
sha256->digest[i] += S[i];
}
#ifdef WOLFSSL_SMALL_STACK
XFREE(W, NULL, DYNAMIC_TYPE_TMP_BUFFER);
#endif
return 0;
}
#endif
/* End wc_ software implementation */
#if defined(XTRANSFORM) || defined(STM32_HASH)
static INLINE void AddLength(wc_Sha256* sha256, word32 len)
{
word32 tmp = sha256->loLen;
if ( (sha256->loLen += len) < tmp)
sha256->hiLen++; /* carry low to high */
}
#endif
#ifdef XTRANSFORM
static INLINE int Sha256Update(wc_Sha256* sha256, const byte* data, word32 len)
{
int ret = 0;
byte* local;
if (sha256 == NULL || (data == NULL && len > 0)) {
return BAD_FUNC_ARG;
}
#if defined(WOLFSSL_ASYNC_CRYPT) && defined(WC_ASYNC_ENABLE_SHA256)
if (sha256->asyncDev.marker == WOLFSSL_ASYNC_MARKER_SHA256) {
#if defined(HAVE_INTEL_QA)
return IntelQaSymSha256(&sha256->asyncDev, NULL, data, len);
#endif
}
#endif /* WOLFSSL_ASYNC_CRYPT */
/* do block size increments */
local = (byte*)sha256->buffer;
/* check that internal buffLen is valid */
if (sha256->buffLen >= WC_SHA256_BLOCK_SIZE)
return BUFFER_E;
SAVE_XMM_YMM; /* for Intel AVX */
while (len) {
word32 add = min(len, WC_SHA256_BLOCK_SIZE - sha256->buffLen);
XMEMCPY(&local[sha256->buffLen], data, add);
sha256->buffLen += add;
data += add;
len -= add;
if (sha256->buffLen == WC_SHA256_BLOCK_SIZE) {
#if defined(LITTLE_ENDIAN_ORDER) && !defined(FREESCALE_MMCAU_SHA)
#if defined(HAVE_INTEL_AVX1) || defined(HAVE_INTEL_AVX2)
if (!IS_INTEL_AVX1(intel_flags) && !IS_INTEL_AVX2(intel_flags))
#endif
{
ByteReverseWords(sha256->buffer, sha256->buffer,
WC_SHA256_BLOCK_SIZE);
}
#endif
ret = XTRANSFORM(sha256, local);
if (ret != 0) {
break;
}
AddLength(sha256, WC_SHA256_BLOCK_SIZE);
sha256->buffLen = 0;
}
}
return ret;
}
int wc_Sha256Update(wc_Sha256* sha256, const byte* data, word32 len)
{
return Sha256Update(sha256, data, len);
}
static INLINE int Sha256Final(wc_Sha256* sha256)
{
int ret;
byte* local = (byte*)sha256->buffer;
if (sha256 == NULL) {
return BAD_FUNC_ARG;
}
SAVE_XMM_YMM; /* for Intel AVX */
AddLength(sha256, sha256->buffLen); /* before adding pads */
local[sha256->buffLen++] = 0x80; /* add 1 */
/* pad with zeros */
if (sha256->buffLen > WC_SHA256_PAD_SIZE) {
XMEMSET(&local[sha256->buffLen], 0,
WC_SHA256_BLOCK_SIZE - sha256->buffLen);
sha256->buffLen += WC_SHA256_BLOCK_SIZE - sha256->buffLen;
{
#if defined(LITTLE_ENDIAN_ORDER) && !defined(FREESCALE_MMCAU_SHA)
#if defined(HAVE_INTEL_AVX1) || defined(HAVE_INTEL_AVX2)
if (!IS_INTEL_AVX1(intel_flags) && !IS_INTEL_AVX2(intel_flags))
#endif
{
ByteReverseWords(sha256->buffer, sha256->buffer,
WC_SHA256_BLOCK_SIZE);
}
#endif
}
ret = XTRANSFORM(sha256, local);
if (ret != 0)
return ret;
sha256->buffLen = 0;
}
XMEMSET(&local[sha256->buffLen], 0, WC_SHA256_PAD_SIZE - sha256->buffLen);
/* put lengths in bits */
sha256->hiLen = (sha256->loLen >> (8 * sizeof(sha256->loLen) - 3)) +
(sha256->hiLen << 3);
sha256->loLen = sha256->loLen << 3;
/* store lengths */
#if defined(LITTLE_ENDIAN_ORDER) && !defined(FREESCALE_MMCAU_SHA)
#if defined(HAVE_INTEL_AVX1) || defined(HAVE_INTEL_AVX2)
if (!IS_INTEL_AVX1(intel_flags) && !IS_INTEL_AVX2(intel_flags))
#endif
{
ByteReverseWords(sha256->buffer, sha256->buffer,
WC_SHA256_BLOCK_SIZE);
}
#endif
/* ! length ordering dependent on digest endian type ! */
XMEMCPY(&local[WC_SHA256_PAD_SIZE], &sha256->hiLen, sizeof(word32));
XMEMCPY(&local[WC_SHA256_PAD_SIZE + sizeof(word32)], &sha256->loLen,
sizeof(word32));
#if defined(FREESCALE_MMCAU_SHA) || defined(HAVE_INTEL_AVX1) || \
defined(HAVE_INTEL_AVX2)
/* Kinetis requires only these bytes reversed */
#if defined(HAVE_INTEL_AVX1) || defined(HAVE_INTEL_AVX2)
if (IS_INTEL_AVX1(intel_flags) || IS_INTEL_AVX2(intel_flags))
#endif
{
ByteReverseWords(
&sha256->buffer[WC_SHA256_PAD_SIZE / sizeof(word32)],
&sha256->buffer[WC_SHA256_PAD_SIZE / sizeof(word32)],
2 * sizeof(word32));
}
#endif
return XTRANSFORM(sha256, local);
}
int wc_Sha256Final(wc_Sha256* sha256, byte* hash)
{
int ret;
if (sha256 == NULL || hash == NULL) {
return BAD_FUNC_ARG;
}
#if defined(WOLFSSL_ASYNC_CRYPT) && defined(WC_ASYNC_ENABLE_SHA256)
if (sha256->asyncDev.marker == WOLFSSL_ASYNC_MARKER_SHA256) {
#if defined(HAVE_INTEL_QA)
return IntelQaSymSha256(&sha256->asyncDev, hash, NULL,
WC_SHA256_DIGEST_SIZE);
#endif
}
#endif /* WOLFSSL_ASYNC_CRYPT */
ret = Sha256Final(sha256);
if (ret != 0)
return ret;
#if defined(LITTLE_ENDIAN_ORDER)
ByteReverseWords(sha256->digest, sha256->digest, WC_SHA256_DIGEST_SIZE);
#endif
XMEMCPY(hash, sha256->digest, WC_SHA256_DIGEST_SIZE);
return InitSha256(sha256); /* reset state */
}
#endif /* XTRANSFORM */
#if defined(HAVE_INTEL_AVX1) || defined(HAVE_INTEL_AVX2)
#define _DigestToReg(S0, S1, S2, S3, S4, S5, S6, S7) \
"leaq %[digest], %%r8\n\t" \
"movl (%%r8), %"#S0"\n\t" \
"movl 4(%%r8), %"#S1"\n\t" \
"movl 8(%%r8), %"#S2"\n\t" \
"movl 12(%%r8), %"#S3"\n\t" \
"movl 16(%%r8), %"#S4"\n\t" \
"movl 20(%%r8), %"#S5"\n\t" \
"movl 24(%%r8), %"#S6"\n\t" \
"movl 28(%%r8), %"#S7"\n\t"
#define _RegToDigest(S0, S1, S2, S3, S4, S5, S6, S7) \
"leaq %[digest], %%r8\n\t" \
"addl %"#S0", (%%r8)\n\t" \
"addl %"#S1", 4(%%r8)\n\t" \
"addl %"#S2", 8(%%r8)\n\t" \
"addl %"#S3", 12(%%r8)\n\t" \
"addl %"#S4", 16(%%r8)\n\t" \
"addl %"#S5", 20(%%r8)\n\t" \
"addl %"#S6", 24(%%r8)\n\t" \
"addl %"#S7", 28(%%r8)\n\t"
#define DigestToReg(S_0, S_1, S_2, S_3, S_4, S_5, S_6, S_7 )\
_DigestToReg(S_0, S_1, S_2, S_3, S_4, S_5, S_6, S_7 )
#define RegToDigest(S_0, S_1, S_2, S_3, S_4, S_5, S_6, S_7 )\
_RegToDigest(S_0, S_1, S_2, S_3, S_4, S_5, S_6, S_7 )
#define S_0 %r15d
#define S_1 %r10d
#define S_2 %r11d
#define S_3 %r12d
#define S_4 %r13d
#define S_5 %r14d
#define S_6 %ebx
#define S_7 %r9d
#define SSE_REGs "%edi", "%esi", "%edx", "%ebx","%r8","%r9","%r10","%r11","%r12","%r13","%r14","%r15"
#if defined(HAVE_INTEL_RORX)
#define RND_STEP_RORX_1(a,b,c,d,e,f,g,h,i) \
"# edx = e>>>6\n\t" \
"rorx $6, %"#e", %%edx\n\t"
#define RND_STEP_RORX_2(a,b,c,d,e,f,g,h,i) \
"# edi = e>>>11\n\t" \
"rorx $11, %"#e",%%edi\n\t" \
"# edi = (e>>11) ^ (e>>6)\n\t" \
"xorl %%edx, %%edi\n\t" \
"# edx = e>>>25\n\t" \
"rorx $25, %"#e", %%edx\n\t"
#define RND_STEP_RORX_3(a,b,c,d,e,f,g,h,i) \
"# esi = f\n\t" \
"movl %"#f", %%esi\n\t" \
"# esi = f ^ g\n\t" \
"xorl %"#g", %%esi\n\t" \
"# edx = Sigma1(e)\n\t" \
"xorl %%edi, %%edx\n\t" \
"# esi = (f ^ g) & e\n\t" \
"andl %"#e", %%esi\n\t" \
"# esi = Ch(e,f,g)\n\t" \
"xorl %"#g", %%esi\n\t"
#define RND_STEP_RORX_4(a,b,c,d,e,f,g,h,i) \
"# h += w_k\n\t" \
"leaq %[W_K], %%r8\n\t" \
"addl ("#i")*4(%%r8), %"#h"\n\t" \
"# h = h + w_k + Sigma1(e)\n\t" \
"addl %%edx, %"#h"\n\t" \
"# r8d = a>>>2\n\t" \
"rorx $2, %"#a", %%r8d\n\t" \
"# edi = a>>>13\n\t" \
"rorx $13, %"#a", %%edi\n\t"
#define RND_STEP_RORX_5(a,b,c,d,e,f,g,h,i) \
"# edx = a>>22\n\t" \
"rorx $22, %"#a", %%edx\n\t" \
"# edi = (a>>>2) ^ (a>>>13)\n\t" \
"xorl %%r8d, %%edi\n\t" \
"# edx = Sigma0(a)\n\t" \
"xorl %%edi, %%edx\n\t"
#define RND_STEP_RORX_6(a,b,c,d,e,f,g,h,i) \
"# edi = b\n\t" \
"movl %"#b", %%edi\n\t" \
"# edi = a | b\n\t" \
"orl %"#a", %%edi\n\t" \
"# edi = (a | b) & c\n\t" \
"andl %"#c", %%edi\n\t" \
"# r8d = b\n\t" \
"movl %"#b", %%r8d\n\t"
#define RND_STEP_RORX_7(a,b,c,d,e,f,g,h,i) \
"# h += Ch(e,f,g)\n\t" \
"addl %%esi, %"#h"\n\t" \
"# r8d = b & a\n\t" \
"andl %"#a", %%r8d\n\t" \
"# r8d = Maj(a,b,c)\n\t" \
"orl %%edi, %%r8d\n\t"
#define RND_STEP_RORX_8(a,b,c,d,e,f,g,h,i) \
"# d += h + w_k + Sigma1(e) + Ch(e,f,g)\n\t" \
"addl %"#h", %"#d"\n\t" \
"addl %"#h", %%r8d\n\t" \
"addl %%edx, %%r8d\n\t" \
"movl %%r8d, %"#h"\n\t"
#endif /* HAVE_INTEL_RORX */
#define RND_STEP_1(a,b,c,d,e,f,g,h,i) \
"movl %"#e", %%edx\n\t" \
"# edx = e>>>6\n\t" \
"roll $26, %%edx\n\t" \
"movl %"#e", %%edi\n\t"
#define RND_STEP_2(a,b,c,d,e,f,g,h,i) \
"# edi = e>>>11\n\t" \
"roll $21, %%edi\n\t" \
"# edi = (e>>11) ^ (e>>6)\n\t" \
"xorl %%edx, %%edi\n\t" \
"# edx = e\n\t" \
"movl %"#e", %%edx\n\t" \
"# edx = e>>>25\n\t" \
"roll $7, %%edx\n\t"
#define RND_STEP_3(a,b,c,d,e,f,g,h,i) \
"# esi = f\n\t" \
"movl %"#f", %%esi\n\t" \
"# esi = f ^ g\n\t" \
"xorl %"#g", %%esi\n\t" \
"# edx = Sigma1(e)\n\t" \
"xorl %%edi, %%edx\n\t" \
"# esi = (f ^ g) & e\n\t" \
"andl %"#e", %%esi\n\t" \
"# esi = Ch(e,f,g)\n\t" \
"xorl %"#g", %%esi\n\t"
#define RND_STEP_4(a,b,c,d,e,f,g,h,i) \
"# h += w_k\n\t" \
"leaq %[W_K], %%r8\n\t" \
"addl ("#i")*4(%%r8), %"#h"\n\t" \
"# h = h + w_k + Sigma1(e)\n\t" \
"addl %%edx, %"#h"\n\t" \
"# r8d = a\n\t" \
"movl %"#a", %%r8d\n\t" \
"# r8d = a>>>2\n\t" \
"roll $30, %%r8d\n\t" \
"# edi = a\n\t" \
"movl %"#a", %%edi\n\t" \
"# edi = a>>>13\n\t" \
"roll $19, %%edi\n\t" \
"# edx = a\n\t" \
"movl %"#a", %%edx\n\t"
#define RND_STEP_5(a,b,c,d,e,f,g,h,i) \
"# edx = a>>>22\n\t" \
"roll $10, %%edx\n\t" \
"# edi = (a>>>2) ^ (a>>>13)\n\t" \
"xorl %%r8d, %%edi\n\t" \
"# edx = Sigma0(a)\n\t" \
"xorl %%edi, %%edx\n\t"
#define RND_STEP_6(a,b,c,d,e,f,g,h,i) \
"# edi = b\n\t" \
"movl %"#b", %%edi\n\t" \
"# edi = a | b\n\t" \
"orl %"#a", %%edi\n\t" \
"# edi = (a | b) & c\n\t" \
"andl %"#c", %%edi\n\t" \
"# r8d = b\n\t" \
"movl %"#b", %%r8d\n\t"
#define RND_STEP_7(a,b,c,d,e,f,g,h,i) \
"# h += Ch(e,f,g)\n\t" \
"addl %%esi, %"#h"\n\t" \
"#r8d = b & a\n\t" \
"andl %"#a", %%r8d\n\t" \
"# r8d = Maj(a,b,c)\n\t" \
"orl %%edi, %%r8d\n\t"
#define RND_STEP_8(a,b,c,d,e,f,g,h,i) \
"# d += h + w_k + Sigma1(e) + Ch(e,f,g)\n\t" \
"addl %"#h", %"#d"\n\t" \
"# r8b = h + w_k + Sigma1(e) + Ch(e,f,g) + Maj(a,b,c)\n\t" \
"addl %"#h", %%r8d\n\t" \
"# r8b = h + w_k + Sigma1(e) Sigma0(a) + Ch(e,f,g) + Maj(a,b,c)\n\t" \
"addl %%edx, %%r8d\n\t" \
"# h = h + w_k + Sigma1(e) + Sigma0(a) + Ch(e,f,g) + Maj(a,b,c)\n\t" \
"movl %%r8d, %"#h"\n\t"
#define RND_X(a,b,c,d,e,f,g,h,i) \
RND_STEP_1(a,b,c,d,e,f,g,h,i) \
RND_STEP_2(a,b,c,d,e,f,g,h,i) \
RND_STEP_3(a,b,c,d,e,f,g,h,i) \
RND_STEP_4(a,b,c,d,e,f,g,h,i) \
RND_STEP_5(a,b,c,d,e,f,g,h,i) \
RND_STEP_6(a,b,c,d,e,f,g,h,i) \
RND_STEP_7(a,b,c,d,e,f,g,h,i) \
RND_STEP_8(a,b,c,d,e,f,g,h,i)
#define RND_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,_i) RND_X(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,_i)
#define RND_7(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,_i) RND_X(S_7,S_0,S_1,S_2,S_3,S_4,S_5,S_6,_i)
#define RND_6(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,_i) RND_X(S_6,S_7,S_0,S_1,S_2,S_3,S_4,S_5,_i)
#define RND_5(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,_i) RND_X(S_5,S_6,S_7,S_0,S_1,S_2,S_3,S_4,_i)
#define RND_4(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,_i) RND_X(S_4,S_5,S_6,S_7,S_0,S_1,S_2,S_3,_i)
#define RND_3(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,_i) RND_X(S_3,S_4,S_5,S_6,S_7,S_0,S_1,S_2,_i)
#define RND_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,_i) RND_X(S_2,S_3,S_4,S_5,S_6,S_7,S_0,S_1,_i)
#define RND_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,_i) RND_X(S_1,S_2,S_3,S_4,S_5,S_6,S_7,S_0,_i)
#define RND_1_3(a,b,c,d,e,f,g,h,i) \
RND_STEP_1(a,b,c,d,e,f,g,h,i) \
RND_STEP_2(a,b,c,d,e,f,g,h,i) \
RND_STEP_3(a,b,c,d,e,f,g,h,i)
#define RND_4_6(a,b,c,d,e,f,g,h,i) \
RND_STEP_4(a,b,c,d,e,f,g,h,i) \
RND_STEP_5(a,b,c,d,e,f,g,h,i) \
RND_STEP_6(a,b,c,d,e,f,g,h,i)
#define RND_7_8(a,b,c,d,e,f,g,h,i) \
RND_STEP_7(a,b,c,d,e,f,g,h,i) \
RND_STEP_8(a,b,c,d,e,f,g,h,i)
#define RND_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,_i) RND_X(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,_i)
#define RND_7(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,_i) RND_X(S_7,S_0,S_1,S_2,S_3,S_4,S_5,S_6,_i)
#define RND_6(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,_i) RND_X(S_6,S_7,S_0,S_1,S_2,S_3,S_4,S_5,_i)
#define RND_5(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,_i) RND_X(S_5,S_6,S_7,S_0,S_1,S_2,S_3,S_4,_i)
#define RND_4(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,_i) RND_X(S_4,S_5,S_6,S_7,S_0,S_1,S_2,S_3,_i)
#define RND_3(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,_i) RND_X(S_3,S_4,S_5,S_6,S_7,S_0,S_1,S_2,_i)
#define RND_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,_i) RND_X(S_2,S_3,S_4,S_5,S_6,S_7,S_0,S_1,_i)
#define RND_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,_i) RND_X(S_1,S_2,S_3,S_4,S_5,S_6,S_7,S_0,_i)
#define RND_0_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,_i) RND_1_3(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,_i)
#define RND_7_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,_i) RND_1_3(S_7,S_0,S_1,S_2,S_3,S_4,S_5,S_6,_i)
#define RND_6_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,_i) RND_1_3(S_6,S_7,S_0,S_1,S_2,S_3,S_4,S_5,_i)
#define RND_5_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,_i) RND_1_3(S_5,S_6,S_7,S_0,S_1,S_2,S_3,S_4,_i)
#define RND_4_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,_i) RND_1_3(S_4,S_5,S_6,S_7,S_0,S_1,S_2,S_3,_i)
#define RND_3_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,_i) RND_1_3(S_3,S_4,S_5,S_6,S_7,S_0,S_1,S_2,_i)
#define RND_2_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,_i) RND_1_3(S_2,S_3,S_4,S_5,S_6,S_7,S_0,S_1,_i)
#define RND_1_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,_i) RND_1_3(S_1,S_2,S_3,S_4,S_5,S_6,S_7,S_0,_i)
#define RND_0_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,_i) RND_4_6(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,_i)
#define RND_7_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,_i) RND_4_6(S_7,S_0,S_1,S_2,S_3,S_4,S_5,S_6,_i)
#define RND_6_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,_i) RND_4_6(S_6,S_7,S_0,S_1,S_2,S_3,S_4,S_5,_i)
#define RND_5_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,_i) RND_4_6(S_5,S_6,S_7,S_0,S_1,S_2,S_3,S_4,_i)
#define RND_4_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,_i) RND_4_6(S_4,S_5,S_6,S_7,S_0,S_1,S_2,S_3,_i)
#define RND_3_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,_i) RND_4_6(S_3,S_4,S_5,S_6,S_7,S_0,S_1,S_2,_i)
#define RND_2_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,_i) RND_4_6(S_2,S_3,S_4,S_5,S_6,S_7,S_0,S_1,_i)
#define RND_1_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,_i) RND_4_6(S_1,S_2,S_3,S_4,S_5,S_6,S_7,S_0,_i)
#define RND_0_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,_i) RND_7_8(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,_i)
#define RND_7_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,_i) RND_7_8(S_7,S_0,S_1,S_2,S_3,S_4,S_5,S_6,_i)
#define RND_6_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,_i) RND_7_8(S_6,S_7,S_0,S_1,S_2,S_3,S_4,S_5,_i)
#define RND_5_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,_i) RND_7_8(S_5,S_6,S_7,S_0,S_1,S_2,S_3,S_4,_i)
#define RND_4_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,_i) RND_7_8(S_4,S_5,S_6,S_7,S_0,S_1,S_2,S_3,_i)
#define RND_3_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,_i) RND_7_8(S_3,S_4,S_5,S_6,S_7,S_0,S_1,S_2,_i)
#define RND_2_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,_i) RND_7_8(S_2,S_3,S_4,S_5,S_6,S_7,S_0,S_1,_i)
#define RND_1_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,_i) RND_7_8(S_1,S_2,S_3,S_4,S_5,S_6,S_7,S_0,_i)
#define FOR(cnt, init, max, inc, loop) \
__asm__ volatile("movl $"#init", %0\n\t"#loop":"::"m"(cnt):)
#define END(cnt, init, max, inc, loop) \
__asm__ volatile("addl $"#inc", %0\n\tcmpl $"#max", %0\n\tjle "#loop"\n\t":"=m"(cnt)::);
#endif /* defined(HAVE_INTEL_AVX1) || defined(HAVE_INTEL_AVX2) */
#if defined(HAVE_INTEL_AVX1) /* inline Assember for Intel AVX1 instructions */
#define VPALIGNR(op1,op2,op3,op4) \
"vpalignr $"#op4", %"#op3", %"#op2", %"#op1"\n\t"
#define VPADDD(op1,op2,op3) \
"vpaddd %"#op3", %"#op2", %"#op1"\n\t"
#define VPSRLD(op1,op2,op3) \
"vpsrld $"#op3", %"#op2", %"#op1"\n\t"
#define VPSRLQ(op1,op2,op3) \
"vpsrlq $"#op3", %"#op2", %"#op1"\n\t"
#define VPSLLD(op1,op2,op3) \
"vpslld $"#op3", %"#op2", %"#op1"\n\t"
#define VPOR(op1,op2,op3) \
"vpor %"#op3", %"#op2", %"#op1"\n\t"
#define VPXOR(op1,op2,op3) \
"vpxor %"#op3", %"#op2", %"#op1"\n\t"
#define VPSHUFD(op1,op2,op3) \
"vpshufd $"#op3", %"#op2", %"#op1"\n\t"
#define VPSHUFB(op1,op2,op3) \
"vpshufb %"#op3", %"#op2", %"#op1"\n\t"
#define MessageSched(X0, X1, X2, X3, XTMP0, XTMP1, XTMP2, XTMP3, XTMP4, XTMP5, XFER, SHUF_00BA, SHUF_DC00,\
a,b,c,d,e,f,g,h,_i)\
RND_STEP_1(a,b,c,d,e,f,g,h,_i)\
VPALIGNR (XTMP0, X3, X2, 4)\
RND_STEP_2(a,b,c,d,e,f,g,h,_i)\
VPADDD (XTMP0, XTMP0, X0)\
RND_STEP_3(a,b,c,d,e,f,g,h,_i)\
VPALIGNR (XTMP1, X1, X0, 4) /* XTMP1 = W[-15] */\
RND_STEP_4(a,b,c,d,e,f,g,h,_i)\
VPSRLD (XTMP2, XTMP1, 7)\
RND_STEP_5(a,b,c,d,e,f,g,h,_i)\
VPSLLD (XTMP3, XTMP1, 25) /* VPSLLD (XTMP3, XTMP1, (32-7)) */\
RND_STEP_6(a,b,c,d,e,f,g,h,_i)\
VPOR (XTMP3, XTMP3, XTMP2) /* XTMP1 = W[-15] MY_ROR 7 */\
RND_STEP_7(a,b,c,d,e,f,g,h,_i)\
VPSRLD (XTMP2, XTMP1,18)\
RND_STEP_8(a,b,c,d,e,f,g,h,_i)\
\
RND_STEP_1(h,a,b,c,d,e,f,g,_i+1)\
VPSRLD (XTMP4, XTMP1, 3) /* XTMP4 = W[-15] >> 3 */\
RND_STEP_2(h,a,b,c,d,e,f,g,_i+1)\
VPSLLD (XTMP1, XTMP1, 14) /* VPSLLD (XTMP1, XTMP1, (32-18)) */\
RND_STEP_3(h,a,b,c,d,e,f,g,_i+1)\
VPXOR (XTMP3, XTMP3, XTMP1)\
RND_STEP_4(h,a,b,c,d,e,f,g,_i+1)\
VPXOR (XTMP3, XTMP3, XTMP2) /* XTMP1 = W[-15] MY_ROR 7 ^ W[-15] MY_ROR 18 */\
RND_STEP_5(h,a,b,c,d,e,f,g,_i+1)\
VPXOR (XTMP1, XTMP3, XTMP4) /* XTMP1 = s0 */\
RND_STEP_6(h,a,b,c,d,e,f,g,_i+1)\
VPSHUFD(XTMP2, X3, 0b11111010) /* XTMP2 = W[-2] {BBAA}*/\
RND_STEP_7(h,a,b,c,d,e,f,g,_i+1)\
VPADDD (XTMP0, XTMP0, XTMP1) /* XTMP0 = W[-16] + W[-7] + s0 */\
RND_STEP_8(h,a,b,c,d,e,f,g,_i+1)\
\
RND_STEP_1(g,h,a,b,c,d,e,f,_i+2)\
VPSRLD (XTMP4, XTMP2, 10) /* XTMP4 = W[-2] >> 10 {BBAA} */\
RND_STEP_2(g,h,a,b,c,d,e,f,_i+2)\
VPSRLQ (XTMP3, XTMP2, 19) /* XTMP3 = W[-2] MY_ROR 19 {xBxA} */\
RND_STEP_3(g,h,a,b,c,d,e,f,_i+2)\
VPSRLQ (XTMP2, XTMP2, 17) /* XTMP2 = W[-2] MY_ROR 17 {xBxA} */\
RND_STEP_4(g,h,a,b,c,d,e,f,_i+2)\
VPXOR (XTMP2, XTMP2, XTMP3)\
RND_STEP_5(g,h,a,b,c,d,e,f,_i+2)\
VPXOR (XTMP4, XTMP4, XTMP2) /* XTMP4 = s1 {xBxA} */\
RND_STEP_6(g,h,a,b,c,d,e,f,_i+2)\
VPSHUFB (XTMP4, XTMP4, SHUF_00BA) /* XTMP4 = s1 {00BA} */\
RND_STEP_7(g,h,a,b,c,d,e,f,_i+2)\
VPADDD (XTMP0, XTMP0, XTMP4) /* XTMP0 = {..., ..., W[1], W[0]} */\
RND_STEP_8(g,h,a,b,c,d,e,f,_i+2)\
\
RND_STEP_1(f,g,h,a,b,c,d,e,_i+3)\
VPSHUFD (XTMP2, XTMP0, 0b01010000) /* XTMP2 = W[-2] {DDCC} */\
RND_STEP_2(f,g,h,a,b,c,d,e,_i+3)\
VPSRLD (XTMP5, XTMP2, 10) /* XTMP5 = W[-2] >> 10 {DDCC} */\
RND_STEP_3(f,g,h,a,b,c,d,e,_i+3)\
VPSRLQ (XTMP3, XTMP2, 19) /* XTMP3 = W[-2] MY_ROR 19 {xDxC} */\
RND_STEP_4(f,g,h,a,b,c,d,e,_i+3)\
VPSRLQ (XTMP2, XTMP2, 17) /* XTMP2 = W[-2] MY_ROR 17 {xDxC} */\
RND_STEP_5(f,g,h,a,b,c,d,e,_i+3)\
VPXOR (XTMP2, XTMP2, XTMP3)\
RND_STEP_6(f,g,h,a,b,c,d,e,_i+3)\
VPXOR (XTMP5, XTMP5, XTMP2) /* XTMP5 = s1 {xDxC} */\
RND_STEP_7(f,g,h,a,b,c,d,e,_i+3)\
VPSHUFB (XTMP5, XTMP5, SHUF_DC00) /* XTMP5 = s1 {DC00} */\
RND_STEP_8(f,g,h,a,b,c,d,e,_i+3)\
VPADDD (X0, XTMP5, XTMP0) /* X0 = {W[3], W[2], W[1], W[0]} */\
#if defined(HAVE_INTEL_RORX)
#define MessageSched_RORX(X0, X1, X2, X3, XTMP0, XTMP1, XTMP2, XTMP3, XTMP4, XTMP5, \
XFER, SHUF_00BA, SHUF_DC00,a,b,c,d,e,f,g,h,_i)\
RND_STEP_RORX_1(a,b,c,d,e,f,g,h,_i)\
VPALIGNR (XTMP0, X3, X2, 4)\
RND_STEP_RORX_2(a,b,c,d,e,f,g,h,_i)\
VPADDD (XTMP0, XTMP0, X0)\
RND_STEP_RORX_3(a,b,c,d,e,f,g,h,_i)\
VPALIGNR (XTMP1, X1, X0, 4) /* XTMP1 = W[-15] */\
RND_STEP_RORX_4(a,b,c,d,e,f,g,h,_i)\
VPSRLD (XTMP2, XTMP1, 7)\
RND_STEP_RORX_5(a,b,c,d,e,f,g,h,_i)\
VPSLLD (XTMP3, XTMP1, 25) /* VPSLLD (XTMP3, XTMP1, (32-7)) */\
RND_STEP_RORX_6(a,b,c,d,e,f,g,h,_i)\
VPOR (XTMP3, XTMP3, XTMP2) /* XTMP1 = W[-15] MY_ROR 7 */\
RND_STEP_RORX_7(a,b,c,d,e,f,g,h,_i)\
VPSRLD (XTMP2, XTMP1,18)\
RND_STEP_RORX_8(a,b,c,d,e,f,g,h,_i)\
\
RND_STEP_RORX_1(h,a,b,c,d,e,f,g,_i+1)\
VPSRLD (XTMP4, XTMP1, 3) /* XTMP4 = W[-15] >> 3 */\
RND_STEP_RORX_2(h,a,b,c,d,e,f,g,_i+1)\
VPSLLD (XTMP1, XTMP1, 14) /* VPSLLD (XTMP1, XTMP1, (32-18)) */\
RND_STEP_RORX_3(h,a,b,c,d,e,f,g,_i+1)\
VPXOR (XTMP3, XTMP3, XTMP1)\
RND_STEP_RORX_4(h,a,b,c,d,e,f,g,_i+1)\
VPXOR (XTMP3, XTMP3, XTMP2) /* XTMP1 = W[-15] MY_ROR 7 ^ W[-15] MY_ROR 18 */\
RND_STEP_RORX_5(h,a,b,c,d,e,f,g,_i+1)\
VPXOR (XTMP1, XTMP3, XTMP4) /* XTMP1 = s0 */\
RND_STEP_RORX_6(h,a,b,c,d,e,f,g,_i+1)\
VPSHUFD(XTMP2, X3, 0b11111010) /* XTMP2 = W[-2] {BBAA}*/\
RND_STEP_RORX_7(h,a,b,c,d,e,f,g,_i+1)\
VPADDD (XTMP0, XTMP0, XTMP1) /* XTMP0 = W[-16] + W[-7] + s0 */\
RND_STEP_RORX_8(h,a,b,c,d,e,f,g,_i+1)\
\
RND_STEP_RORX_1(g,h,a,b,c,d,e,f,_i+2)\
VPSRLD (XTMP4, XTMP2, 10) /* XTMP4 = W[-2] >> 10 {BBAA} */\
RND_STEP_RORX_2(g,h,a,b,c,d,e,f,_i+2)\
VPSRLQ (XTMP3, XTMP2, 19) /* XTMP3 = W[-2] MY_ROR 19 {xBxA} */\
RND_STEP_RORX_3(g,h,a,b,c,d,e,f,_i+2)\
VPSRLQ (XTMP2, XTMP2, 17) /* XTMP2 = W[-2] MY_ROR 17 {xBxA} */\
RND_STEP_RORX_4(g,h,a,b,c,d,e,f,_i+2)\
VPXOR (XTMP2, XTMP2, XTMP3)\
RND_STEP_RORX_5(g,h,a,b,c,d,e,f,_i+2)\
VPXOR (XTMP4, XTMP4, XTMP2) /* XTMP4 = s1 {xBxA} */\
RND_STEP_RORX_6(g,h,a,b,c,d,e,f,_i+2)\
VPSHUFB (XTMP4, XTMP4, SHUF_00BA) /* XTMP4 = s1 {00BA} */\
RND_STEP_RORX_7(g,h,a,b,c,d,e,f,_i+2)\
VPADDD (XTMP0, XTMP0, XTMP4) /* XTMP0 = {..., ..., W[1], W[0]} */\
RND_STEP_RORX_8(g,h,a,b,c,d,e,f,_i+2)\
\
RND_STEP_RORX_1(f,g,h,a,b,c,d,e,_i+3)\
VPSHUFD (XTMP2, XTMP0, 0b01010000) /* XTMP2 = W[-2] {DDCC} */\
RND_STEP_RORX_2(f,g,h,a,b,c,d,e,_i+3)\
VPSRLD (XTMP5, XTMP2, 10) /* XTMP5 = W[-2] >> 10 {DDCC} */\
RND_STEP_RORX_3(f,g,h,a,b,c,d,e,_i+3)\
VPSRLQ (XTMP3, XTMP2, 19) /* XTMP3 = W[-2] MY_ROR 19 {xDxC} */\
RND_STEP_RORX_4(f,g,h,a,b,c,d,e,_i+3)\
VPSRLQ (XTMP2, XTMP2, 17) /* XTMP2 = W[-2] MY_ROR 17 {xDxC} */\
RND_STEP_RORX_5(f,g,h,a,b,c,d,e,_i+3)\
VPXOR (XTMP2, XTMP2, XTMP3)\
RND_STEP_RORX_6(f,g,h,a,b,c,d,e,_i+3)\
VPXOR (XTMP5, XTMP5, XTMP2) /* XTMP5 = s1 {xDxC} */\
RND_STEP_RORX_7(f,g,h,a,b,c,d,e,_i+3)\
VPSHUFB (XTMP5, XTMP5, SHUF_DC00) /* XTMP5 = s1 {DC00} */\
RND_STEP_RORX_8(f,g,h,a,b,c,d,e,_i+3)\
VPADDD (X0, XTMP5, XTMP0) /* X0 = {W[3], W[2], W[1], W[0]} */\
#endif /* HAVE_INTEL_RORX */
#define W_K_from_buff() \
"leaq %[buf], %%r8\n\t" \
"vmovdqu (%%r8), %%xmm4\n\t" \
"vpshufb %%xmm13, %%xmm4, %%xmm4\n\t" \
"vmovdqu 16(%%r8), %%xmm5\n\t" \
"vpshufb %%xmm13, %%xmm5, %%xmm5\n\t" \
"vmovdqu 32(%%r8), %%xmm6\n\t" \
"vpshufb %%xmm13, %%xmm6, %%xmm6\n\t" \
"vmovdqu 48(%%r8), %%xmm7\n\t" \
"vpshufb %%xmm13, %%xmm7, %%xmm7\n\t"
#define _SET_W_K_XFER(reg, i) \
"leaq %[K], %%r8\n\t" \
"vpaddd ("#i")*4(%%r8), %"#reg", %%xmm9\n\t" \
"leaq %[W_K], %%r8\n\t" \
"vmovdqa %%xmm9, ("#i")*4(%%r8)\n\t"
#define SET_W_K_XFER(reg, i) _SET_W_K_XFER(reg, i)
static const ALIGN32 word64 mSHUF_00BA[] = { 0x0b0a090803020100, 0xFFFFFFFFFFFFFFFF }; /* shuffle xBxA -> 00BA */
static const ALIGN32 word64 mSHUF_DC00[] = { 0xFFFFFFFFFFFFFFFF, 0x0b0a090803020100 }; /* shuffle xDxC -> DC00 */
static const ALIGN32 word64 mBYTE_FLIP_MASK[] = { 0x0405060700010203, 0x0c0d0e0f08090a0b };
#define _Init_Masks(mask1, mask2, mask3) \
"vmovdqu %[FLIP], %"#mask1"\n\t" \
"vmovdqu %[SHUF00BA], %"#mask2"\n\t" \
"vmovdqu %[SHUFDC00], %"#mask3"\n\t"
#define Init_Masks(BYTE_FLIP_MASK, SHUF_00BA, SHUF_DC00)\
_Init_Masks(BYTE_FLIP_MASK, SHUF_00BA, SHUF_DC00)
#define X0 %xmm4
#define X1 %xmm5
#define X2 %xmm6
#define X3 %xmm7
#define X_ X0
#define XTMP0 %xmm0
#define XTMP1 %xmm1
#define XTMP2 %xmm2
#define XTMP3 %xmm3
#define XTMP4 %xmm8
#define XTMP5 %xmm9
#define XFER %xmm10
#define SHUF_00BA %xmm11 /* shuffle xBxA -> 00BA */
#define SHUF_DC00 %xmm12 /* shuffle xDxC -> DC00 */
#define BYTE_FLIP_MASK %xmm13
static int Transform_AVX1(wc_Sha256* sha256)
{
ALIGN32 word32 W_K[64]; /* temp for W+K */
__asm__ __volatile__ (
Init_Masks(BYTE_FLIP_MASK, SHUF_00BA, SHUF_DC00)
"# X0, X1, X2, X3 = W[0..15]; \n\t"
W_K_from_buff()
DigestToReg(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7)
SET_W_K_XFER(X0, 0)
MessageSched(X0, X1, X2, X3, XTMP0, XTMP1, XTMP2, XTMP3, XTMP4, XTMP5, XFER,
SHUF_00BA, SHUF_DC00, S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,0)
SET_W_K_XFER(X1, 4)
MessageSched(X1, X2, X3, X0, XTMP0, XTMP1, XTMP2, XTMP3, XTMP4, XTMP5, XFER,
SHUF_00BA, SHUF_DC00, S_4,S_5,S_6,S_7,S_0,S_1,S_2,S_3,4)
SET_W_K_XFER(X2, 8)
MessageSched(X2, X3, X0, X1, XTMP0, XTMP1, XTMP2, XTMP3, XTMP4, XTMP5, XFER,
SHUF_00BA, SHUF_DC00, S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,8)
SET_W_K_XFER(X3, 12)
MessageSched(X3, X0, X1, X2, XTMP0, XTMP1, XTMP2, XTMP3, XTMP4, XTMP5, XFER,
SHUF_00BA, SHUF_DC00, S_4,S_5,S_6,S_7,S_0,S_1,S_2,S_3,12)
SET_W_K_XFER(X0, 16)
MessageSched(X0, X1, X2, X3, XTMP0, XTMP1, XTMP2, XTMP3, XTMP4, XTMP5, XFER,
SHUF_00BA, SHUF_DC00, S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,16)
SET_W_K_XFER(X1, 20)
MessageSched(X1, X2, X3, X0, XTMP0, XTMP1, XTMP2, XTMP3, XTMP4, XTMP5, XFER,
SHUF_00BA, SHUF_DC00, S_4,S_5,S_6,S_7,S_0,S_1,S_2,S_3,20)
SET_W_K_XFER(X2, 24)
MessageSched(X2, X3, X0, X1, XTMP0, XTMP1, XTMP2, XTMP3, XTMP4, XTMP5, XFER,
SHUF_00BA, SHUF_DC00, S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,24)
SET_W_K_XFER(X3, 28)
MessageSched(X3, X0, X1, X2, XTMP0, XTMP1, XTMP2, XTMP3, XTMP4, XTMP5, XFER,
SHUF_00BA, SHUF_DC00, S_4,S_5,S_6,S_7,S_0,S_1,S_2,S_3,28)
SET_W_K_XFER(X0, 32)
MessageSched(X0, X1, X2, X3, XTMP0, XTMP1, XTMP2, XTMP3, XTMP4, XTMP5, XFER,
SHUF_00BA, SHUF_DC00, S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,32)
SET_W_K_XFER(X1, 36)
MessageSched(X1, X2, X3, X0, XTMP0, XTMP1, XTMP2, XTMP3, XTMP4, XTMP5, XFER,
SHUF_00BA, SHUF_DC00, S_4,S_5,S_6,S_7,S_0,S_1,S_2,S_3,36)
SET_W_K_XFER(X2, 40)
MessageSched(X2, X3, X0, X1, XTMP0, XTMP1, XTMP2, XTMP3, XTMP4, XTMP5, XFER,
SHUF_00BA, SHUF_DC00, S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,40)
SET_W_K_XFER(X3, 44)
MessageSched(X3, X0, X1, X2, XTMP0, XTMP1, XTMP2, XTMP3, XTMP4, XTMP5, XFER,
SHUF_00BA, SHUF_DC00, S_4,S_5,S_6,S_7,S_0,S_1,S_2,S_3,44)
SET_W_K_XFER(X0, 48)
SET_W_K_XFER(X1, 52)
SET_W_K_XFER(X2, 56)
SET_W_K_XFER(X3, 60)
RND_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,48)
RND_7(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,49)
RND_6(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,50)
RND_5(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,51)
RND_4(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,52)
RND_3(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,53)
RND_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,54)
RND_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,55)
RND_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,56)
RND_7(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,57)
RND_6(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,58)
RND_5(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,59)
RND_4(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,60)
RND_3(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,61)
RND_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,62)
RND_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,63)
RegToDigest(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7)
:
: [FLIP] "m" (mBYTE_FLIP_MASK[0]),
[SHUF00BA] "m" (mSHUF_00BA[0]),
[SHUFDC00] "m" (mSHUF_DC00[0]),
[digest] "m" (sha256->digest),
[buf] "m" (sha256->buffer),
[K] "m" (K),
[W_K] "m" (W_K)
: SSE_REGs, "memory"
);
return 0;
}
#if defined(HAVE_INTEL_RORX)
static int Transform_AVX1_RORX(wc_Sha256* sha256)
{
ALIGN32 word32 W_K[64]; /* temp for W+K */
__asm__ __volatile__ (
Init_Masks(BYTE_FLIP_MASK, SHUF_00BA, SHUF_DC00)
"# X0, X1, X2, X3 = W[0..15]; \n\t"
W_K_from_buff()
DigestToReg(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7)
SET_W_K_XFER(X0, 0)
MessageSched(X0, X1, X2, X3, XTMP0, XTMP1, XTMP2, XTMP3, XTMP4, XTMP5, XFER,
SHUF_00BA, SHUF_DC00, S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,0)
SET_W_K_XFER(X1, 4)
MessageSched_RORX(X1, X2, X3, X0, XTMP0, XTMP1, XTMP2, XTMP3, XTMP4, XTMP5,
XFER, SHUF_00BA, SHUF_DC00, S_4,S_5,S_6,S_7,S_0,S_1,S_2,S_3,4)
SET_W_K_XFER(X2, 8)
MessageSched_RORX(X2, X3, X0, X1, XTMP0, XTMP1, XTMP2, XTMP3, XTMP4, XTMP5,
XFER, SHUF_00BA, SHUF_DC00, S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,8)
SET_W_K_XFER(X3, 12)
MessageSched_RORX(X3, X0, X1, X2, XTMP0, XTMP1, XTMP2, XTMP3, XTMP4, XTMP5,
XFER, SHUF_00BA, SHUF_DC00, S_4,S_5,S_6,S_7,S_0,S_1,S_2,S_3,12)
SET_W_K_XFER(X0, 16)
MessageSched_RORX(X0, X1, X2, X3, XTMP0, XTMP1, XTMP2, XTMP3, XTMP4, XTMP5,
XFER, SHUF_00BA, SHUF_DC00, S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,16)
SET_W_K_XFER(X1, 20)
MessageSched_RORX(X1, X2, X3, X0, XTMP0, XTMP1, XTMP2, XTMP3, XTMP4, XTMP5,
XFER, SHUF_00BA, SHUF_DC00, S_4,S_5,S_6,S_7,S_0,S_1,S_2,S_3,20)
SET_W_K_XFER(X2, 24)
MessageSched_RORX(X2, X3, X0, X1, XTMP0, XTMP1, XTMP2, XTMP3, XTMP4, XTMP5,
XFER, SHUF_00BA, SHUF_DC00, S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,24)
SET_W_K_XFER(X3, 28)
MessageSched_RORX(X3, X0, X1, X2, XTMP0, XTMP1, XTMP2, XTMP3, XTMP4, XTMP5,
XFER, SHUF_00BA, SHUF_DC00, S_4,S_5,S_6,S_7,S_0,S_1,S_2,S_3,28)
SET_W_K_XFER(X0, 32)
MessageSched_RORX(X0, X1, X2, X3, XTMP0, XTMP1, XTMP2, XTMP3, XTMP4, XTMP5,
XFER, SHUF_00BA, SHUF_DC00, S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,32)
SET_W_K_XFER(X1, 36)
MessageSched_RORX(X1, X2, X3, X0, XTMP0, XTMP1, XTMP2, XTMP3, XTMP4, XTMP5,
XFER, SHUF_00BA, SHUF_DC00, S_4,S_5,S_6,S_7,S_0,S_1,S_2,S_3,36)
SET_W_K_XFER(X2, 40)
MessageSched_RORX(X2, X3, X0, X1, XTMP0, XTMP1, XTMP2, XTMP3, XTMP4, XTMP5,
XFER, SHUF_00BA, SHUF_DC00, S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,40)
SET_W_K_XFER(X3, 44)
MessageSched_RORX(X3, X0, X1, X2, XTMP0, XTMP1, XTMP2, XTMP3, XTMP4, XTMP5,
XFER, SHUF_00BA, SHUF_DC00, S_4,S_5,S_6,S_7,S_0,S_1,S_2,S_3,44)
SET_W_K_XFER(X0, 48)
SET_W_K_XFER(X1, 52)
SET_W_K_XFER(X2, 56)
SET_W_K_XFER(X3, 60)
RND_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,48)
RND_7(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,49)
RND_6(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,50)
RND_5(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,51)
RND_4(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,52)
RND_3(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,53)
RND_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,54)
RND_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,55)
RND_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,56)
RND_7(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,57)
RND_6(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,58)
RND_5(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,59)
RND_4(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,60)
RND_3(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,61)
RND_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,62)
RND_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,63)
RegToDigest(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7)
:
: [FLIP] "m" (mBYTE_FLIP_MASK[0]),
[SHUF00BA] "m" (mSHUF_00BA[0]),
[SHUFDC00] "m" (mSHUF_DC00[0]),
[digest] "m" (sha256->digest),
[buf] "m" (sha256->buffer),
[K] "m" (K),
[W_K] "m" (W_K)
: SSE_REGs, "memory"
);
return 0;
}
#endif /* HAVE_INTEL_RORX */
#endif /* HAVE_INTEL_AVX1 */
#if defined(HAVE_INTEL_AVX2)
#define _MOVE_to_REG(ymm, mem, i) \
"leaq %["#mem"], %%r8\n\t" \
"vmovdqu ("#i")*4(%%r8), %%"#ymm"\n\t"
#define _MOVE_to_MEM(mem, i, ymm) \
"leaq %["#mem"], %%r8\n\t" \
"vmovdqu %%"#ymm", "#i"*4(%%r8)\n\t"
#define _BYTE_SWAP(ymm, map) \
"vpshufb %["#map"], %%"#ymm", %%"#ymm"\n\t"
#define _MOVE_128(ymm0, ymm1, ymm2, map) \
"vperm2i128 $"#map", %%"#ymm2", %%"#ymm1", %%"#ymm0"\n\t"
#define _MOVE_BYTE(ymm0, ymm1, map) \
"vpshufb %["#map"], %%"#ymm1", %%"#ymm0"\n\t"
#define _S_TEMP(dest, src, bits, temp) \
"vpsrld $"#bits", %%"#src", %%"#dest"\n\t" \
"vpslld $32-"#bits", %%"#src", %%"#temp"\n\t" \
"vpor %%"#temp",%%"#dest", %%"#dest"\n\t"
#define _AVX2_R(dest, src, bits) \
"vpsrld $"#bits", %%"#src", %%"#dest"\n\t"
#define _XOR(dest, src1, src2) \
"vpxor %%"#src1", %%"#src2", %%"#dest"\n\t"
#define _OR(dest, src1, src2) \
"vpor %%"#src1", %%"#src2", %%"#dest"\n\t"
#define _ADD(dest, src1, src2) \
"vpaddd %%"#src1", %%"#src2", %%"#dest"\n\t"
#define _ADD_MEM(dest, src1, mem, i) \
"leaq %["#mem"], %%r8\n\t" \
"vpaddd "#i"*4(%%r8), %%"#src1", %%"#dest"\n\t"
#define _BLEND(map, dest, src1, src2) \
"vpblendd $"#map", %%"#src1", %%"#src2", %%"#dest"\n\t"
#define _EXTRACT_XMM_0(xmm, mem) \
"vpextrd $0, %%"#xmm", %["#mem"]\n\t"
#define _EXTRACT_XMM_1(xmm, mem) \
"vpextrd $1, %%"#xmm", %["#mem"]\n\t"
#define _EXTRACT_XMM_2(xmm, mem) \
"vpextrd $2, %%"#xmm", %["#mem"]\n\t"
#define _EXTRACT_XMM_3(xmm, mem) \
"vpextrd $3, %%"#xmm", %["#mem"]\n\t"
#define _EXTRACT_XMM_4(ymm, xmm, mem) \
"vperm2i128 $0x1, %%"#ymm", %%"#ymm", %%"#ymm"\n\t" \
"vpextrd $0, %%"#xmm", %["#mem"]\n\t"
#define _EXTRACT_XMM_5(xmm, mem) \
"vpextrd $1, %%"#xmm", %["#mem"]\n\t"
#define _EXTRACT_XMM_6(xmm, mem) \
"vpextrd $2, %%"#xmm", %["#mem"]\n\t"
#define _EXTRACT_XMM_7(xmm, mem) \
"vpextrd $3, %%"#xmm", %["#mem"]\n\t"
#define _SWAP_YMM_HL(ymm) \
"vperm2i128 $0x1, %%"#ymm", %%"#ymm", %%"#ymm"\n\t"
#define SWAP_YMM_HL(ymm) _SWAP_YMM_HL(ymm)
#define MOVE_to_REG(ymm, mem, i) _MOVE_to_REG(ymm, mem, i)
#define MOVE_to_MEM(mem, i, ymm) _MOVE_to_MEM(mem, i, ymm)
#define BYTE_SWAP(ymm, map) _BYTE_SWAP(ymm, map)
#define MOVE_128(ymm0, ymm1, ymm2, map) _MOVE_128(ymm0, ymm1, ymm2, map)
#define MOVE_BYTE(ymm0, ymm1, map) _MOVE_BYTE(ymm0, ymm1, map)
#define XOR(dest, src1, src2) _XOR(dest, src1, src2)
#define OR(dest, src1, src2) _OR(dest, src1, src2)
#define ADD(dest, src1, src2) _ADD(dest, src1, src2)
#define ADD_MEM(dest, src1, mem, i) _ADD_MEM(dest, src1, mem, i)
#define BLEND(map, dest, src1, src2) _BLEND(map, dest, src1, src2)
#define S_TMP(dest, src, bits, temp) _S_TEMP(dest, src, bits, temp)
#define AVX2_S(dest, src, bits) S_TMP(dest, src, bits, S_TEMP)
#define AVX2_R(dest, src, bits) _AVX2_R(dest, src, bits)
#define GAMMA0(dest, src) AVX2_S(dest, src, 7) AVX2_S(G_TEMP, src, 18) \
XOR(dest, G_TEMP, dest) AVX2_R(G_TEMP, src, 3) XOR(dest, G_TEMP, dest)
#define GAMMA0_1(dest, src) AVX2_S(dest, src, 7) AVX2_S(G_TEMP, src, 18)
#define GAMMA0_2(dest, src) XOR(dest, G_TEMP, dest) AVX2_R(G_TEMP, src, 3) \
XOR(dest, G_TEMP, dest)
#define GAMMA1(dest, src) AVX2_S(dest, src, 17) AVX2_S(G_TEMP, src, 19) \
XOR(dest, G_TEMP, dest) AVX2_R(G_TEMP, src, 10) XOR(dest, G_TEMP, dest)
#define GAMMA1_1(dest, src) AVX2_S(dest, src, 17) AVX2_S(G_TEMP, src, 19)
#define GAMMA1_2(dest, src) XOR(dest, G_TEMP, dest) AVX2_R(G_TEMP, src, 10) \
XOR(dest, G_TEMP, dest)
#define FEEDBACK1_to_W_I_2 MOVE_BYTE(YMM_TEMP0, W_I, MAP1W_2) \
BLEND(0x0c, W_I_2, YMM_TEMP0, W_I_2)
#define FEEDBACK2_to_W_I_2 MOVE_128(YMM_TEMP0, W_I, W_I, 0x08) \
MOVE_BYTE(YMM_TEMP0, YMM_TEMP0, MAP2W_2) BLEND(0x30, W_I_2, YMM_TEMP0, W_I_2)
#define FEEDBACK3_to_W_I_2 MOVE_BYTE(YMM_TEMP0, W_I, MAP3W_2) \
BLEND(0xc0, W_I_2, YMM_TEMP0, W_I_2)
#define FEEDBACK_to_W_I_7 MOVE_128(YMM_TEMP0, W_I, W_I, 0x08)\
MOVE_BYTE(YMM_TEMP0, YMM_TEMP0, MAPW_7) BLEND(0x80, W_I_7, YMM_TEMP0, W_I_7)
#undef voitle
#define W_I_16 ymm8
#define W_I_15 ymm9
#define W_I_7 ymm10
#define W_I_2 ymm11
#define W_I ymm12
#define G_TEMP ymm13
#define S_TEMP ymm14
#define YMM_TEMP0 ymm15
#define YMM_TEMP0x xmm15
#define W_I_TEMP ymm7
#define W_K_TEMP ymm15
#define W_K_TEMPx xmm15
#define MOVE_15_to_16(w_i_16, w_i_15, w_i_7)\
"vperm2i128 $0x01, %%"#w_i_15", %%"#w_i_15", %%"#w_i_15"\n\t" \
"vpblendd $0x08, %%"#w_i_15", %%"#w_i_7", %%"#w_i_16"\n\t" \
"vperm2i128 $0x01, %%"#w_i_7", %%"#w_i_7", %%"#w_i_15"\n\t" \
"vpblendd $0x80, %%"#w_i_15", %%"#w_i_16", %%"#w_i_16"\n\t" \
"vpshufd $0x93, %%"#w_i_16", %%"#w_i_16"\n\t"
#define MOVE_7_to_15(w_i_15, w_i_7)\
"vmovdqu %%"#w_i_7", %%"#w_i_15"\n\t"
#define MOVE_I_to_7(w_i_7, w_i)\
"vperm2i128 $0x01, %%"#w_i", %%"#w_i", %%"#w_i_7"\n\t" \
"vpblendd $0x01, %%"#w_i_7", %%"#w_i", %%"#w_i_7"\n\t" \
"vpshufd $0x39, %%"#w_i_7", %%"#w_i_7"\n\t"
#define MOVE_I_to_2(w_i_2, w_i)\
"vperm2i128 $0x01, %%"#w_i", %%"#w_i", %%"#w_i_2"\n\t" \
"vpshufd $0x0e, %%"#w_i_2", %%"#w_i_2"\n\t"
#define ROTATE_W(w_i_16, w_i_15, w_i_7, w_i_2, w_i)\
MOVE_15_to_16(w_i_16, w_i_15, w_i_7) \
MOVE_7_to_15(w_i_15, w_i_7) \
MOVE_I_to_7(w_i_7, w_i) \
MOVE_I_to_2(w_i_2, w_i)
#define _DumpS(S_0, S_1, S_2, S_3, S_4, S_5, S_6, S_7 )\
{ word32 d[8];\
__asm__ volatile("movl %"#S_0", %0":"=r"(d[0])::SSE_REGs);\
__asm__ volatile("movl %"#S_1", %0":"=r"(d[1])::SSE_REGs);\
__asm__ volatile("movl %"#S_2", %0":"=r"(d[2])::SSE_REGs);\
__asm__ volatile("movl %"#S_3", %0":"=r"(d[3])::SSE_REGs);\
__asm__ volatile("movl %"#S_4", %0":"=r"(d[4])::SSE_REGs);\
__asm__ volatile("movl %"#S_5", %0":"=r"(d[5])::SSE_REGs);\
__asm__ volatile("movl %"#S_6", %0":"=r"(d[6])::SSE_REGs);\
__asm__ volatile("movl %"#S_7", %0":"=r"(d[7])::SSE_REGs);\
printf("S[0..7]=%08x,%08x,%08x,%08x,%08x,%08x,%08x,%08x\n", d[0],d[1],d[2],d[3],d[4],d[5],d[6],d[7]);\
__asm__ volatile("movl %0, %"#S_0::"r"(d[0]):SSE_REGs);\
__asm__ volatile("movl %0, %"#S_1::"r"(d[1]):SSE_REGs);\
__asm__ volatile("movl %0, %"#S_2::"r"(d[2]):SSE_REGs);\
__asm__ volatile("movl %0, %"#S_3::"r"(d[3]):SSE_REGs);\
__asm__ volatile("movl %0, %"#S_4::"r"(d[4]):SSE_REGs);\
__asm__ volatile("movl %0, %"#S_5::"r"(d[5]):SSE_REGs);\
__asm__ volatile("movl %0, %"#S_6::"r"(d[6]):SSE_REGs);\
__asm__ volatile("movl %0, %"#S_7::"r"(d[7]):SSE_REGs);\
}
#define DigestToReg(S_0, S_1, S_2, S_3, S_4, S_5, S_6, S_7 )\
_DigestToReg(S_0, S_1, S_2, S_3, S_4, S_5, S_6, S_7 )
#define RegToDigest(S_0, S_1, S_2, S_3, S_4, S_5, S_6, S_7 )\
_RegToDigest(S_0, S_1, S_2, S_3, S_4, S_5, S_6, S_7 )
#define DumS(S_0, S_1, S_2, S_3, S_4, S_5, S_6, S_7 )\
_DumpS(S_0, S_1, S_2, S_3, S_4, S_5, S_6, S_7 )
/* Byte swap Masks to ensure that rest of the words are filled with zero's. */
static const unsigned long mBYTE_FLIP_MASK_16[] =
{ 0x0405060700010203, 0x0c0d0e0f08090a0b, 0x0405060700010203, 0x0c0d0e0f08090a0b };
static const unsigned long mBYTE_FLIP_MASK_15[] =
{ 0x0405060700010203, 0x0c0d0e0f08090a0b, 0x0405060700010203, 0x0c0d0e0f08090a0b };
static const unsigned long mBYTE_FLIP_MASK_7 [] =
{ 0x0405060700010203, 0x0c0d0e0f08090a0b, 0x0405060700010203, 0x8080808008090a0b };
static const unsigned long mBYTE_FLIP_MASK_2 [] =
{ 0x0405060700010203, 0x8080808080808080, 0x8080808080808080, 0x8080808080808080 };
static const unsigned long mMAPtoW_I_7[] =
{ 0x8080808080808080, 0x8080808080808080, 0x8080808080808080, 0x0302010080808080 };
static const unsigned long mMAP1toW_I_2[] =
{ 0x8080808080808080, 0x0706050403020100, 0x8080808080808080, 0x8080808080808080 };
static const unsigned long mMAP2toW_I_2[] =
{ 0x8080808080808080, 0x8080808080808080, 0x0f0e0d0c0b0a0908, 0x8080808080808080 };
static const unsigned long mMAP3toW_I_2[] =
{ 0x8080808080808080, 0x8080808080808080, 0x8080808080808080, 0x0706050403020100 };
static int Transform_AVX2(wc_Sha256* sha256)
{
#ifdef WOLFSSL_SMALL_STACK
word32* W_K;
W_K = (word32*) XMALLOC(sizeof(word32) * 64, NULL, DYNAMIC_TYPE_TMP_BUFFER);
if (W_K == NULL)
return MEMORY_E;
#else
word32 W_K[64];
#endif
__asm__ __volatile__ (
MOVE_to_REG(W_I_16, buf, 0) BYTE_SWAP(W_I_16, FLIP_16)
MOVE_to_REG(W_I_15, buf, 1) BYTE_SWAP(W_I_15, FLIP_15)
MOVE_to_REG(W_I, buf, 8) BYTE_SWAP(W_I, FLIP_16)
MOVE_to_REG(W_I_7, buf, 16-7) BYTE_SWAP(W_I_7, FLIP_7)
MOVE_to_REG(W_I_2, buf, 16-2) BYTE_SWAP(W_I_2, FLIP_2)
DigestToReg(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7)
ADD_MEM(W_K_TEMP, W_I_16, K, 0)
MOVE_to_MEM(W_K, 0, W_K_TEMP)
RND_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,0)
RND_7(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,1)
RND_6(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,2)
RND_5(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,3)
RND_4(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,4)
RND_3(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,5)
RND_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,6)
RND_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,7)
ADD_MEM(YMM_TEMP0, W_I, K, 8)
MOVE_to_MEM(W_K, 8, YMM_TEMP0)
/* W[i] = Gamma1(W[i-2]) + W[i-7] + Gamma0(W[i-15] + W[i-16]) */
RND_0_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,8)
GAMMA0_1(W_I_TEMP, W_I_15)
RND_0_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,8)
GAMMA0_2(W_I_TEMP, W_I_15)
RND_0_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,8)
ADD(W_I_TEMP, W_I_16, W_I_TEMP)/* for saving W_I before adding incomplete W_I_7 */
RND_7_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,9)
ADD(W_I, W_I_7, W_I_TEMP)
RND_7_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,9)
GAMMA1_1(YMM_TEMP0, W_I_2)
RND_7_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,9)
GAMMA1_2(YMM_TEMP0, W_I_2)
RND_6_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,10)
ADD(W_I, W_I, YMM_TEMP0)/* now W[16..17] are completed */
RND_6_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,10)
FEEDBACK1_to_W_I_2
RND_6_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,10)
FEEDBACK_to_W_I_7
RND_5_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,11)
ADD(W_I_TEMP, W_I_7, W_I_TEMP)
RND_5_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,11)
GAMMA1_1(YMM_TEMP0, W_I_2)
RND_5_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,11)
GAMMA1_2(YMM_TEMP0, W_I_2)
RND_4_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,12)
ADD(W_I, W_I_TEMP, YMM_TEMP0)/* now W[16..19] are completed */
RND_4_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,12)
FEEDBACK2_to_W_I_2
RND_4_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,12)
GAMMA1_1(YMM_TEMP0, W_I_2)
RND_3_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,13)
GAMMA1_2(YMM_TEMP0, W_I_2)
RND_3_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,13)
ADD(W_I, W_I_TEMP, YMM_TEMP0) /* now W[16..21] are completed */
RND_3_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,13)
FEEDBACK3_to_W_I_2
RND_2_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,14)
GAMMA1(YMM_TEMP0, W_I_2)
RND_2_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,14)
RND_2_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,14)
ADD(W_I, W_I_TEMP, YMM_TEMP0) /* now W[16..23] are completed */
RND_1_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,15)
MOVE_to_REG(YMM_TEMP0, K, 16)
RND_1_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,15)
ROTATE_W(W_I_16, W_I_15, W_I_7, W_I_2, W_I)
RND_1_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,15)
ADD(YMM_TEMP0, YMM_TEMP0, W_I)
MOVE_to_MEM(W_K, 16, YMM_TEMP0)
/* W[i] = Gamma1(W[i-2]) + W[i-7] + Gamma0(W[i-15] + W[i-16]) */
RND_0_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,16)
GAMMA0_1(W_I_TEMP, W_I_15)
RND_0_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,16)
GAMMA0_2(W_I_TEMP, W_I_15)
RND_0_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,16)
ADD(W_I_TEMP, W_I_16, W_I_TEMP)/* for saving W_I before adding incomplete W_I_7 */
RND_7_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,17)
ADD(W_I, W_I_7, W_I_TEMP)
RND_7_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,17)
GAMMA1_1(YMM_TEMP0, W_I_2)
RND_7_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,17)
GAMMA1_2(YMM_TEMP0, W_I_2)
RND_6_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,18)
ADD(W_I, W_I, YMM_TEMP0)/* now W[16..17] are completed */
RND_6_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,18)
FEEDBACK1_to_W_I_2
RND_6_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,18)
FEEDBACK_to_W_I_7
RND_5_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,19)
ADD(W_I_TEMP, W_I_7, W_I_TEMP)
RND_5_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,19)
GAMMA1(YMM_TEMP0, W_I_2)
RND_5_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,19)
GAMMA1_2(YMM_TEMP0, W_I_2)
RND_4_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,20)
ADD(W_I, W_I_TEMP, YMM_TEMP0)/* now W[16..19] are completed */
RND_4_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,20)
FEEDBACK2_to_W_I_2
RND_4_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,20)
GAMMA1_1(YMM_TEMP0, W_I_2)
RND_3_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,21)
GAMMA1_2(YMM_TEMP0, W_I_2)
RND_3_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,21)
ADD(W_I, W_I_TEMP, YMM_TEMP0) /* now W[16..21] are completed */
RND_3_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,21)
FEEDBACK3_to_W_I_2
RND_2_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,22)
GAMMA1_1(YMM_TEMP0, W_I_2)
RND_2_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,22)
GAMMA1_2(YMM_TEMP0, W_I_2)
RND_2_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,22)
ADD(W_I, W_I_TEMP, YMM_TEMP0) /* now W[16..23] are completed */
RND_1_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,23)
MOVE_to_REG(YMM_TEMP0, K, 24)
RND_1_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,23)
ROTATE_W(W_I_16, W_I_15, W_I_7, W_I_2, W_I)
RND_1_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,23)
ADD(YMM_TEMP0, YMM_TEMP0, W_I)
MOVE_to_MEM(W_K, 24, YMM_TEMP0)
/* W[i] = Gamma1(W[i-2]) + W[i-7] + Gamma0(W[i-15] + W[i-16]) */
RND_0_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,24)
GAMMA0_1(W_I_TEMP, W_I_15)
RND_0_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,24)
GAMMA0_2(W_I_TEMP, W_I_15)
RND_0_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,24)
ADD(W_I_TEMP, W_I_16, W_I_TEMP)/* for saving W_I before adding incomplete W_I_7 */
RND_7_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,25)
ADD(W_I, W_I_7, W_I_TEMP)
RND_7_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,25)
GAMMA1_1(YMM_TEMP0, W_I_2)
RND_7_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,25)
GAMMA1_2(YMM_TEMP0, W_I_2)
RND_6_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,26)
ADD(W_I, W_I, YMM_TEMP0)/* now W[16..17] are completed */
RND_6_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,26)
FEEDBACK1_to_W_I_2
RND_6_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,26)
FEEDBACK_to_W_I_7
RND_5_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,27)
ADD(W_I_TEMP, W_I_7, W_I_TEMP)
RND_5_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,27)
GAMMA1_1(YMM_TEMP0, W_I_2)
RND_5_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,27)
GAMMA1_2(YMM_TEMP0, W_I_2)
RND_4_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,28)
ADD(W_I, W_I_TEMP, YMM_TEMP0)/* now W[16..19] are completed */
RND_4_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,28)
FEEDBACK2_to_W_I_2
RND_4_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,28)
GAMMA1_1(YMM_TEMP0, W_I_2)
RND_3_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,29)
GAMMA1_2(YMM_TEMP0, W_I_2)
RND_3_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,29)
ADD(W_I, W_I_TEMP, YMM_TEMP0) /* now W[16..21] are completed */
RND_3_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,29)
FEEDBACK3_to_W_I_2
RND_2_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,30)
GAMMA1(YMM_TEMP0, W_I_2)
RND_2_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,30)
RND_2_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,30)
ADD(W_I, W_I_TEMP, YMM_TEMP0) /* now W[16..23] are completed */
RND_1_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,31)
MOVE_to_REG(YMM_TEMP0, K, 32)
RND_1_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,31)
ROTATE_W(W_I_16, W_I_15, W_I_7, W_I_2, W_I)
RND_1_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,31)
ADD(YMM_TEMP0, YMM_TEMP0, W_I)
MOVE_to_MEM(W_K, 32, YMM_TEMP0)
/* W[i] = Gamma1(W[i-2]) + W[i-7] + Gamma0(W[i-15] + W[i-16]) */
RND_0_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,32)
GAMMA0_1(W_I_TEMP, W_I_15)
RND_0_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,32)
GAMMA0_2(W_I_TEMP, W_I_15)
RND_0_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,32)
ADD(W_I_TEMP, W_I_16, W_I_TEMP)/* for saving W_I before adding incomplete W_I_7 */
RND_7_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,33)
ADD(W_I, W_I_7, W_I_TEMP)
RND_7_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,33)
GAMMA1_1(YMM_TEMP0, W_I_2)
RND_7_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,33)
GAMMA1_2(YMM_TEMP0, W_I_2)
RND_6_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,34)
ADD(W_I, W_I, YMM_TEMP0)/* now W[16..17] are completed */
RND_6_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,34)
FEEDBACK1_to_W_I_2
RND_6_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,34)
FEEDBACK_to_W_I_7
RND_5_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,35)
ADD(W_I_TEMP, W_I_7, W_I_TEMP)
RND_5_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,35)
GAMMA1_1(YMM_TEMP0, W_I_2)
RND_5_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,35)
GAMMA1_2(YMM_TEMP0, W_I_2)
RND_4_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,36)
ADD(W_I, W_I_TEMP, YMM_TEMP0)/* now W[16..19] are completed */
RND_4_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,36)
FEEDBACK2_to_W_I_2
RND_4_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,36)
GAMMA1_1(YMM_TEMP0, W_I_2)
RND_3_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,37)
GAMMA1_2(YMM_TEMP0, W_I_2)
RND_3_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,37)
ADD(W_I, W_I_TEMP, YMM_TEMP0) /* now W[16..21] are completed */
RND_3_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,37)
FEEDBACK3_to_W_I_2
RND_2_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,38)
GAMMA1_1(YMM_TEMP0, W_I_2)
RND_2_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,38)
GAMMA1_2(YMM_TEMP0, W_I_2)
RND_2_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,38)
ADD(W_I, W_I_TEMP, YMM_TEMP0) /* now W[16..23] are completed */
RND_1_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,39)
MOVE_to_REG(YMM_TEMP0, K, 40)
RND_1_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,39)
ROTATE_W(W_I_16, W_I_15, W_I_7, W_I_2, W_I)
RND_1_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,39)
ADD(YMM_TEMP0, YMM_TEMP0, W_I)
MOVE_to_MEM(W_K, 40, YMM_TEMP0)
/* W[i] = Gamma1(W[i-2]) + W[i-7] + Gamma0(W[i-15] + W[i-16]) */
RND_0_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,40)
GAMMA0_1(W_I_TEMP, W_I_15)
RND_0_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,40)
GAMMA0_2(W_I_TEMP, W_I_15)
RND_0_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,40)
ADD(W_I_TEMP, W_I_16, W_I_TEMP)/* for saving W_I before adding incomplete W_I_7 */
RND_7_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,41)
ADD(W_I, W_I_7, W_I_TEMP)
RND_7_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,41)
GAMMA1_1(YMM_TEMP0, W_I_2)
RND_7_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,41)
GAMMA1_2(YMM_TEMP0, W_I_2)
RND_6_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,42)
ADD(W_I, W_I, YMM_TEMP0)/* now W[16..17] are completed */
RND_6_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,42)
FEEDBACK1_to_W_I_2
RND_6_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,42)
FEEDBACK_to_W_I_7
RND_5_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,43)
ADD(W_I_TEMP, W_I_7, W_I_TEMP)
RND_5_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,43)
GAMMA1_1(YMM_TEMP0, W_I_2)
RND_5_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,43)
GAMMA1_2(YMM_TEMP0, W_I_2)
RND_4_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,44)
ADD(W_I, W_I_TEMP, YMM_TEMP0)/* now W[16..19] are completed */
RND_4_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,44)
FEEDBACK2_to_W_I_2
RND_4_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,44)
GAMMA1_1(YMM_TEMP0, W_I_2)
RND_3_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,45)
GAMMA1_2(YMM_TEMP0, W_I_2)
RND_3_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,45)
ADD(W_I, W_I_TEMP, YMM_TEMP0) /* now W[16..21] are completed */
RND_3_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,45)
FEEDBACK3_to_W_I_2
RND_2_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,46)
GAMMA1_1(YMM_TEMP0, W_I_2)
RND_2_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,46)
GAMMA1_2(YMM_TEMP0, W_I_2)
RND_2_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,46)
ADD(W_I, W_I_TEMP, YMM_TEMP0) /* now W[16..23] are completed */
RND_1_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,47)
MOVE_to_REG(YMM_TEMP0, K, 48)
RND_1_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,47)
ROTATE_W(W_I_16, W_I_15, W_I_7, W_I_2, W_I)
RND_1_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,47)
ADD(YMM_TEMP0, YMM_TEMP0, W_I)
MOVE_to_MEM(W_K, 48, YMM_TEMP0)
/* W[i] = Gamma1(W[i-2]) + W[i-7] + Gamma0(W[i-15] + W[i-16]) */
RND_0_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,48)
GAMMA0_1(W_I_TEMP, W_I_15)
RND_0_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,48)
GAMMA0_2(W_I_TEMP, W_I_15)
RND_0_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,48)
ADD(W_I_TEMP, W_I_16, W_I_TEMP)/* for saving W_I before adding incomplete W_I_7 */
RND_7_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,49)
ADD(W_I, W_I_7, W_I_TEMP)
RND_7_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,49)
GAMMA1_1(YMM_TEMP0, W_I_2)
RND_7_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,49)
GAMMA1_2(YMM_TEMP0, W_I_2)
RND_6_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,50)
ADD(W_I, W_I, YMM_TEMP0)/* now W[16..17] are completed */
RND_6_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,50)
FEEDBACK1_to_W_I_2
RND_6_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,50)
FEEDBACK_to_W_I_7
RND_5_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,51)
ADD(W_I_TEMP, W_I_7, W_I_TEMP)
RND_5_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,51)
GAMMA1_1(YMM_TEMP0, W_I_2)
RND_5_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,51)
GAMMA1_2(YMM_TEMP0, W_I_2)
RND_4_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,52)
ADD(W_I, W_I_TEMP, YMM_TEMP0)/* now W[16..19] are completed */
RND_4_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,52)
FEEDBACK2_to_W_I_2
RND_4_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,52)
GAMMA1_1(YMM_TEMP0, W_I_2)
RND_3_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,53)
GAMMA1_2(YMM_TEMP0, W_I_2)
RND_3_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,53)
ADD(W_I, W_I_TEMP, YMM_TEMP0) /* now W[16..21] are completed */
RND_3_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,53)
FEEDBACK3_to_W_I_2
RND_2_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,54)
GAMMA1_1(YMM_TEMP0, W_I_2)
RND_2_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,54)
GAMMA1_2(YMM_TEMP0, W_I_2)
RND_2_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,54)
ADD(W_I, W_I_TEMP, YMM_TEMP0) /* now W[16..23] are completed */
RND_1_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,55)
MOVE_to_REG(YMM_TEMP0, K, 56)
RND_1_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,55)
ROTATE_W(W_I_16, W_I_15, W_I_7, W_I_2, W_I)
RND_1_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,55)
ADD(YMM_TEMP0, YMM_TEMP0, W_I)
MOVE_to_MEM(W_K, 56, YMM_TEMP0)
RND_0(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,56)
RND_7(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,57)
RND_6(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,58)
RND_5(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,59)
RND_4(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,60)
RND_3(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,61)
RND_2(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,62)
RND_1(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7,63)
RegToDigest(S_0,S_1,S_2,S_3,S_4,S_5,S_6,S_7)
:
: [FLIP_16] "m" (mBYTE_FLIP_MASK_16[0]),
[FLIP_15] "m" (mBYTE_FLIP_MASK_15[0]),
[FLIP_7] "m" (mBYTE_FLIP_MASK_7[0]),
[FLIP_2] "m" (mBYTE_FLIP_MASK_2),
[MAPW_7] "m" (mMAPtoW_I_7[0]),
[MAP1W_2] "m" (mMAP1toW_I_2[0]),
[MAP2W_2] "m" (mMAP2toW_I_2[0]),
[MAP3W_2] "m" (mMAP3toW_I_2[0]),
[digest] "m" (sha256->digest),
[buf] "m" (sha256->buffer),
[K] "m" (K),
[W_K] "m" (W_K)
: SSE_REGs, "memory"
);
#ifdef WOLFSSL_SMALL_STACK
XFREE(W_K, NULL, DYNAMIC_TYPE_TMP_BUFFER);
#endif
return 0;
}
#endif /* HAVE_INTEL_AVX2 */
#ifdef WOLFSSL_SHA224
#ifdef STM32_HASH
#define Sha256Update Sha224Update
#define Sha256Final Sha224Final
/*
* STM32F2/F4/F7 hardware SHA224 support through the HASH_* API's from the
* Standard Peripheral Library or CubeMX (See note in README).
*/
/* STM32 register size, bytes */
#ifdef WOLFSSL_STM32_CUBEMX
#define SHA224_REG_SIZE WC_SHA224_BLOCK_SIZE
#else
#define SHA224_REG_SIZE 4
/* STM32 struct notes:
* sha224->buffer = first 4 bytes used to hold partial block if needed
* sha224->buffLen = num bytes currently stored in sha256->buffer
* sha224->loLen = num bytes that have been written to STM32 FIFO
*/
#endif
#define SHA224_HW_TIMEOUT 0xFF
static int InitSha224(wc_Sha224* sha224)
{
if (sha224 == NULL)
return BAD_FUNC_ARG;
XMEMSET(sha224->buffer, 0, sizeof(sha224->buffer));
sha224->buffLen = 0;
sha224->loLen = 0;
sha224->hiLen = 0;
/* initialize HASH peripheral */
#ifdef WOLFSSL_STM32_CUBEMX
HAL_HASH_DeInit(&sha224->hashHandle);
sha224->hashHandle.Init.DataType = HASH_DATATYPE_8B;
if (HAL_HASH_Init(&sha224->hashHandle) != HAL_OK) {
return ASYNC_INIT_E;
}
/* required because Cube MX is not clearing algo bits */
HASH->CR &= ~HASH_CR_ALGO;
#else
HASH_DeInit();
/* reset the hash control register */
/* required because Cube MX is not clearing algo bits */
HASH->CR &= ~ (HASH_CR_ALGO | HASH_CR_DATATYPE | HASH_CR_MODE);
/* configure algo used, algo mode, datatype */
HASH->CR |= (HASH_AlgoSelection_SHA224 | HASH_AlgoMode_HASH
| HASH_DataType_8b);
/* reset HASH processor */
HASH->CR |= HASH_CR_INIT;
#endif
return 0;
}
static int Sha224Update(wc_Sha256* sha224, const byte* data, word32 len)
{
int ret = 0;
byte* local;
/* do block size increments */
local = (byte*)sha224->buffer;
/* check that internal buffLen is valid */
if (sha224->buffLen >= SHA224_REG_SIZE)
return BUFFER_E;
while (len) {
word32 add = min(len, SHA224_REG_SIZE - sha224->buffLen);
XMEMCPY(&local[sha224->buffLen], data, add);
sha224->buffLen += add;
data += add;
len -= add;
if (sha224->buffLen == SHA224_REG_SIZE) {
#ifdef WOLFSSL_STM32_CUBEMX
if (HAL_HASHEx_SHA224_Accumulate(
&sha224->hashHandle, local, SHA224_REG_SIZE) != HAL_OK) {
ret = ASYNC_OP_E;
}
#else
HASH_DataIn(*(uint32_t*)local);
#endif
AddLength(sha224, SHA224_REG_SIZE);
sha224->buffLen = 0;
}
}
return ret;
}
static int Sha224Final(wc_Sha256* sha224)
{
int ret = 0;
#ifdef WOLFSSL_STM32_CUBEMX
if (HAL_HASHEx_SHA224_Start(&sha224->hashHandle,
(byte*)sha224->buffer, sha224->buffLen,
(byte*)sha224->digest, SHA224_HW_TIMEOUT) != HAL_OK) {
ret = ASYNC_OP_E;
}
#else
__IO uint16_t nbvalidbitsdata = 0;
/* finish reading any trailing bytes into FIFO */
if (sha224->buffLen > 0) {
HASH_DataIn(*(uint32_t*)sha224->buffer);
AddLength(sha224, sha224->buffLen);
}
/* calculate number of valid bits in last word of input data */
nbvalidbitsdata = 8 * (sha224->loLen % SHA224_REG_SIZE);
/* configure number of valid bits in last word of the data */
HASH_SetLastWordValidBitsNbr(nbvalidbitsdata);
/* start HASH processor */
HASH_StartDigest();
/* wait until Busy flag == RESET */
while (HASH_GetFlagStatus(HASH_FLAG_BUSY) != RESET) {}
/* read message digest */
sha224->digest[0] = HASH->HR[0];
sha224->digest[1] = HASH->HR[1];
sha224->digest[2] = HASH->HR[2];
sha224->digest[3] = HASH->HR[3];
sha224->digest[4] = HASH->HR[4];
sha224->digest[5] = HASH_DIGEST->HR[5];
sha224->digest[6] = HASH_DIGEST->HR[6];
ByteReverseWords(sha224->digest, sha224->digest, SHA224_DIGEST_SIZE);
#endif /* WOLFSSL_STM32_CUBEMX */
return ret;
}
#else
static int InitSha224(wc_Sha224* sha224)
{
int ret = 0;
if (sha224 == NULL) {
return BAD_FUNC_ARG;
}
sha224->digest[0] = 0xc1059ed8;
sha224->digest[1] = 0x367cd507;
sha224->digest[2] = 0x3070dd17;
sha224->digest[3] = 0xf70e5939;
sha224->digest[4] = 0xffc00b31;
sha224->digest[5] = 0x68581511;
sha224->digest[6] = 0x64f98fa7;
sha224->digest[7] = 0xbefa4fa4;
sha224->buffLen = 0;
sha224->loLen = 0;
sha224->hiLen = 0;
#if defined(HAVE_INTEL_AVX1)|| defined(HAVE_INTEL_AVX2)
/* choose best Transform function under this runtime environment */
Sha256_SetTransform();
#endif
return ret;
}
#endif /* STM32_HASH */
int wc_InitSha224_ex(wc_Sha224* sha224, void* heap, int devId)
{
int ret = 0;
if (sha224 == NULL)
return BAD_FUNC_ARG;
sha224->heap = heap;
ret = InitSha224(sha224);
if (ret != 0)
return ret;
#if defined(WOLFSSL_ASYNC_CRYPT) && defined(WC_ASYNC_ENABLE_SHA224)
ret = wolfAsync_DevCtxInit(&sha224->asyncDev,
WOLFSSL_ASYNC_MARKER_SHA224, sha224->heap, devId);
#else
(void)devId;
#endif /* WOLFSSL_ASYNC_CRYPT */
return ret;
}
int wc_InitSha224(wc_Sha224* sha224)
{
return wc_InitSha224_ex(sha224, NULL, INVALID_DEVID);
}
int wc_Sha224Update(wc_Sha224* sha224, const byte* data, word32 len)
{
int ret;
if (sha224 == NULL || (data == NULL && len > 0)) {
return BAD_FUNC_ARG;
}
#if defined(WOLFSSL_ASYNC_CRYPT) && defined(WC_ASYNC_ENABLE_SHA224)
if (sha224->asyncDev.marker == WOLFSSL_ASYNC_MARKER_SHA224) {
#if defined(HAVE_INTEL_QA)
return IntelQaSymSha224(&sha224->asyncDev, NULL, data, len);
#endif
}
#endif /* WOLFSSL_ASYNC_CRYPT */
ret = Sha256Update((wc_Sha256*)sha224, data, len);
return ret;
}
int wc_Sha224Final(wc_Sha224* sha224, byte* hash)
{
int ret;
if (sha224 == NULL || hash == NULL) {
return BAD_FUNC_ARG;
}
#if defined(WOLFSSL_ASYNC_CRYPT) && defined(WC_ASYNC_ENABLE_SHA224)
if (sha224->asyncDev.marker == WOLFSSL_ASYNC_MARKER_SHA224) {
#if defined(HAVE_INTEL_QA)
return IntelQaSymSha224(&sha224->asyncDev, hash, NULL,
WC_SHA224_DIGEST_SIZE);
#endif
}
#endif /* WOLFSSL_ASYNC_CRYPT */
ret = Sha256Final((wc_Sha256*)sha224);
if (ret != 0)
return ret;
#if defined(LITTLE_ENDIAN_ORDER) && !defined(STM32_HASH)
ByteReverseWords(sha224->digest, sha224->digest, WC_SHA224_DIGEST_SIZE);
#endif
XMEMCPY(hash, sha224->digest, WC_SHA224_DIGEST_SIZE);
return InitSha224(sha224); /* reset state */
}
void wc_Sha224Free(wc_Sha224* sha224)
{
if (sha224 == NULL)
return;
#if defined(WOLFSSL_ASYNC_CRYPT) && defined(WC_ASYNC_ENABLE_SHA224)
wolfAsync_DevCtxFree(&sha224->asyncDev, WOLFSSL_ASYNC_MARKER_SHA224);
#endif /* WOLFSSL_ASYNC_CRYPT */
}
#endif /* WOLFSSL_SHA224 */
int wc_InitSha256(wc_Sha256* sha256)
{
return wc_InitSha256_ex(sha256, NULL, INVALID_DEVID);
}
void wc_Sha256Free(wc_Sha256* sha256)
{
if (sha256 == NULL)
return;
#if defined(WOLFSSL_ASYNC_CRYPT) && defined(WC_ASYNC_ENABLE_SHA256)
wolfAsync_DevCtxFree(&sha256->asyncDev, WOLFSSL_ASYNC_MARKER_SHA256);
#endif /* WOLFSSL_ASYNC_CRYPT */
}
#endif /* !WOLFSSL_TI_HASH */
#endif /* HAVE_FIPS */
#ifndef WOLFSSL_TI_HASH
#ifdef WOLFSSL_SHA224
int wc_Sha224GetHash(wc_Sha224* sha224, byte* hash)
{
int ret;
wc_Sha224 tmpSha224;
if (sha224 == NULL || hash == NULL)
return BAD_FUNC_ARG;
ret = wc_Sha224Copy(sha224, &tmpSha224);
if (ret == 0) {
ret = wc_Sha224Final(&tmpSha224, hash);
}
return ret;
}
int wc_Sha224Copy(wc_Sha224* src, wc_Sha224* dst)
{
int ret = 0;
if (src == NULL || dst == NULL)
return BAD_FUNC_ARG;
XMEMCPY(dst, src, sizeof(wc_Sha224));
#ifdef WOLFSSL_ASYNC_CRYPT
ret = wolfAsync_DevCopy(&src->asyncDev, &dst->asyncDev);
#endif
return ret;
}
#endif /* WOLFSSL_SHA224 */
int wc_Sha256GetHash(wc_Sha256* sha256, byte* hash)
{
int ret;
wc_Sha256 tmpSha256;
if (sha256 == NULL || hash == NULL)
return BAD_FUNC_ARG;
ret = wc_Sha256Copy(sha256, &tmpSha256);
if (ret == 0) {
ret = wc_Sha256Final(&tmpSha256, hash);
}
return ret;
}
int wc_Sha256Copy(wc_Sha256* src, wc_Sha256* dst)
{
int ret = 0;
if (src == NULL || dst == NULL)
return BAD_FUNC_ARG;
XMEMCPY(dst, src, sizeof(wc_Sha256));
#ifdef WOLFSSL_ASYNC_CRYPT
ret = wolfAsync_DevCopy(&src->asyncDev, &dst->asyncDev);
#endif
#ifdef WOLFSSL_PIC32MZ_HASH
ret = wc_Pic32HashCopy(&src->cache, &dst->cache);
#endif
return ret;
}
#endif /* !WOLFSSL_TI_HASH */
#endif /* NO_SHA256 */
Reference in New Issue View Git Blame Copy Permalink