Use the actual clk_sys frequency and Round divisors up, otherwise high swclk speeds get significantly overclocked.